



(51) International Patent Classification:

G01R 1/067 (2006.01) H03H 7/24 (2006.01)
G01R 15/04 (2006.01)

(21) International Application Number:

PCT/EP2012/066147

(22) International Filing Date:

17 August 2012 (17.08.2012)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

396031 19 August 2011 (19.08.2011) PL

(71) Applicant (for all designated States except US): **AKADEMIA GORNICZO-HUTNICZA IM. STANISLAWA STASZICA W KRAKOWIE** [PL/PL]; Al. Mickiewicza 30, PL-30-059 Krakow (PL).

(72) Inventor; and

(75) Inventor/Applicant (for US only): **NABIELEC, Jerzy** [PL/PL]; Bratyslawska 2/B84, PL-31-201 Krakow (PL).

(74) Agent: **PAWLOWSKI, Adam**; Eupatent.pl, Al. Kosciuszki 23/25, PL-90-418 Lodz (PL).

(81) Designated States (unless otherwise indicated, for every

kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every


kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— as to the identity of the inventor (Rule 4.17(i))

[Continued on next page]

(54) Title: AN ADAPTIVE VOLTAGE DIVIDER WITH CORRECTED FREQUENCY CHARACTERISTIC FOR MEASURING HIGH VOLTAGES



(57) Abstract: An adaptive voltage divider for measuring a high voltage between a ground terminal (GND) and a measurement terminal (U). It comprises a first branch comprising a first set of impedance elements (Z, R) forming a voltage divider circuit connected between the ground terminals (GND) and the measurement terminal (U) and a voltage meter (AD2) configured to measure voltage on one of the impedance elements (Z, R) of the first branch. Furthermore, it comprises a second branch comprising a second set of impedance elements (Q, P) connected between the ground terminal (GND) and the measurement terminal (U) and switchable between a plurality of configurations, wherein in at least one configuration the second set of impedance elements (Q, P) forms a voltage divider circuit, and voltage meters (AD1, AD3) configured to measure voltage on at least one of the impedance elements (Q, P) of the second branch. Moreover, a control circuit (DCSS) is configured to consecutively switch the configuration of the second branch between the plurality of configurations thereof, such that the relationships between the values of impedance elements (Z, R) of the first branch and the values of impedance elements (Q, P) of the second branch can be determined for consecutive configurations of the second branch as a function of the outputs of the voltage meters (AD1, AD2, AD3) and the total transmittance of the voltage divider can be determined at any instance as a function of the outputs of the voltage meters (AD1, AD2, AD3).



- Published:**
- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))*
 - *with international search report (Art. 21(3))*
 - *as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))*
 - *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))*
 - *of inventorship (Rule 4.17(iv))*

AN ADAPTIVE VOLTAGE DIVIDER WITH CORRECTED
FREQUENCY CHARACTERISTIC FOR MEASURING HIGH
VOLTAGES

5 DESCRIPTION

TECHNICAL FIELD

The present invention relates to an adaptive voltage divider with
10 corrected frequency characteristic for measuring high voltages.

BACKGROUND ART

Classic voltage dividers: resistive, inductive or capacitive, have a
15 number of drawbacks that will be discussed further below.

Firstly, the voltage divider ratio varies in time due to components
ageing or ambient conditions such as temperature, humidity or environment
pollution. For instance, changes in air humidity cause changes in the leakage
resistances shunting the divider impedances and thereby result in
20 uncontrolled changes in the divider ratio. Similarly, external pollutants (dust,
fat) shunting the divider elements give rise to uncontrolled changes in the
divider ratio. Moreover, loading a divider with finite impedance also changes
the divider ratio.

Also dynamic properties of a voltage divider are subject to changes.
25 Besides of resistance components, each voltage divider comprises parasitic
reactance elements. Inductive dividers inherently comprise reactance
elements. Capacities of parasitic capacitances are varying in an uncontrolled
manner due to the presence or relocation of extraneous conductors in the
voltage divider vicinity. Changes in the voltage divider geometry due to
30 thermal expansion of its elements result in changes of capacities present in
the divider. Uncontrolled changes in capacity can be caused by temperature
and humidity or even by air pressure influence on the air dielectric constant.

Furthermore, ageing of dielectric material also results in uncontrolled changes in capacitance. Since each conducting element has an inductance, an undetermined parasitic magnetic coupling always occurs between the main circuit and conducting elements in its vicinity. Parasitic capacitances or inductances form resonant circuits that substantially change the voltage divider metrological properties, particularly for signals containing high harmonics. There are known instances of ferroresonance occurrences in inductive voltage dividers that substantially distort the amplitude and frequency characteristics of a voltage divider.

10 It was therefore purposeful to develop an adaptive voltage divider avoiding at least a part of these disadvantages.

From the United States patent specification No. US 3,256,484 is known a high voltage oscilloscope test probe whereof high quality of insulation is provided by a dielectric fluid that partially fills a container in which a voltage divider is enclosed. Since the employed freon dielectric fluid boiling point is +4.1 degrees Celsius the remaining part of the container is filled with the dielectric fluid vapour under pressure. Thus the insulation strength in the voltage divider surrounding is increased several times with respect to that of air. The probe allows measuring high voltages up to 30kV within frequency range DC-70MHz and a rise time of approximately 3.3 nanoseconds.

From the Russian patent application No. RU 2399920 is known a method for contactless measuring of voltage and current distortion factor in electric traction lines in which electric field and magnetic field sensors are fixed at the end of a two-meter rod and placed below a trolley wire. The signals of both sensors are applied to inputs of a dual channel oscilloscope connected with a computer by means of which a synchronous recording and spectral analysis of signals are performed.

A disadvantage of the probe according to US patent No. US 3,256,484 is the necessity for maintaining a specified amount of freon in the probe. On the other hand, polymer insulating materials, due to unavoidable surface currents do not ensure stable capacitance and conductance parameters

under varying ambient conditions (humidity, dust). This results in an uncontrolled change in the probe both static and frequency metrological properties.

5 DISCLOSURE OF THE INVENTION

The object of the invention is an adaptive voltage divider for measuring a high voltage between a ground terminal (GND) and a measurement terminal (U). The divider comprises a first branch comprising a first set of impedance elements (Z, R) forming a voltage divider circuit connected between the ground terminals (GND) and the measurement terminal (U) and a voltage meter (AD2) configured to measure voltage on one of the impedance elements (Z, R) of the first branch. Moreover, the divider comprises a second branch comprising a second set of impedance elements (Q, P) connected between the ground terminal (GND) and the measurement terminal (U) and switchable between a plurality of configurations, wherein in at least one configuration the second set of impedance elements (Q, P) forms a voltage divider circuit, and voltage meters (AD1, AD3) configured to measure voltage on at least one of the impedance elements (Q, P) of the second branch. Furthermore, the divider comprises a control circuit (DCSS) configured to consecutively switch the configuration of the second branch between the plurality of configurations thereof, such that the relationships between the values of impedance elements (Z, R) of the first branch and the values of impedance elements (Q, P) of the second branch can be determined for consecutive configurations of the second branch as a function of the outputs of the voltage meters (AD1, AD2, AD3) and the total transmittance of the voltage divider can be determined at any instance as a function of the outputs of the voltage meters (AD1, AD2, AD3).

The first branch may comprise a first impedance element (Z) connected in series with a second impedance element (R) to which a voltage follower (W2) is connected, the voltage follower (W2) further connected with a voltage meter (AD2) and the second branch may comprise a first

impedance element (Q) connected in series with a second impedance element (P) to which a voltage follower (W1) is connected, the voltage follower (W1) further connected with a voltage meter (AD1), and further comprising a switch (Sw) for switchably connecting the second terminal of
5 the impedance element (P) to the ground terminal (GND) or to the output of an amplifier (W3), the output of the amplifier (W3) being connected with a voltage meter (AD3). The second branch can be switchable between a first configuration, wherein the switch (Sw) connects the impedance element (P) to the ground and a second configuration, wherein the switch (Sw) connects
10 the impedance element (P) to the output of the amplifier (W3).

The first branch may comprise a first impedance element (Z) connected in series with a second impedance element (R) to which a voltage meter (AD2) is connected and the second branch may comprise at least three impedances (Q, T, P) connectable via switches (Sq, Stp, Sw) to at least
15 three configurations, wherein the first configuration comprises a series connection of the first impedance (Q) and the second impedance (T), the second configuration comprises a series connection of the first impedance (Q) and the third impedance (P) and the third configuration comprises a series connection of all three impedances (Q, T, P).

The second branch comprises a first impedance (Q) connected in series with a first selector switch (Sq) having a selector terminal switchable between a second impedance (T) and a third impedance (P) having a common terminal connected via a second switch (Sw) to the ground terminal (GND), and further comprising a third switch (Stp) between the selector
20 terminal of the first selector switch (Sq) and the ground terminal (GND). The divider may further comprise a circuit (Ww, Wi, T1, P1) connectable in the third configuration in parallel with the series connection of the second and third impedance (T, P) to minimize the effects of CMRR.

The first branch and the second branch may each comprise a chain of
25 mutually loaded voltage dividers.

Determination of the switchable branch ratio for each embodiment of

the voltage divider according to the invention allows for simultaneous determination of the divider classic (non-switchable) branch ratio and employing the relations given in the first embodiment description.

5 BRIEF DESCRIPTION OF DRAWINGS

The adaptive voltage divider according to the present invention in exemplary embodiments is shown in drawing in which:

Fig. 1 shows the first example embodiment of the adaptive voltage divider according to the present invention,

Fig. 2 shows the second example embodiment of the adaptive voltage divider according to the present invention,

Fig. 3 shows the third example embodiment of the adaptive voltage divider according to the present invention,

Fig. 4 shows the fourth example embodiment of the adaptive voltage divider according to the present invention.

Fig. 5 shows the concept of elimination of the negative impact of CMRR in the fourth embodiment.

20 MODES FOR CARRYING OUT THE INVENTION

THE FIRST EMBODIMENT OF THE INVENTION

The adaptive voltage divider with corrected frequency characteristic for measuring high voltages according to the first example embodiment shown in Fig. 1. It comprises two branches - in the first branch impedance $Q(j\omega)$ and impedance $P(j\omega)$, which are connected to the first voltage follower whereof output is further connected to the first analog-to-digital converter whereas in its second branch it has series-connected impedance $Z(j\omega)$ and impedance $R(j\omega)$, connected to the second voltage follower whereof output is connected to second analog-to-digital converter. The adaptive voltage divider is furthermore provided with a switch S_w that allows to disconnect

impedance $P(j\omega)$ from the zero-potential terminal and connects it to the amplifier output whereof output is connected to the third analog-to-digital converter.

The adaptive voltage divider comprises: the impedance $Q(j\omega)$ whereof
5 one end is connected to the noninverting input of the first voltage follower W1 employing an operational amplifier with high input resistance, furthermore the impedance $Q(j\omega)$ is connected to the first end of the impedance $P(j\omega)$. The first voltage follower W1 output is connected to the first voltage meter, i.e. an analog-to-digital converter AD1. The impedance $P(j\omega)$ may be connected by
10 means of the switch Sw, in the second position of switch Sw to the zero-potential terminal or in the first position of switch Sw to the output of amplifier W3. Since the noninverting input of the amplifier W3 is also connected to the zero-potential terminal, whereas the inverting input of said amplifier W3 is connected to the amplifier W1 output, in the first position of switch Sw the
15 amplifier W3 whereof output is connected with impedance $P(j\omega)$, functions as an inverting amplifier whose output is connected to the third analog-to-digital converter AD3. In the second branch the impedance $Z(j\omega)$ is also connected with a conductor whose voltage is measured, the impedance $R(j\omega)$ and with the input of second voltage follower W2 whereof output is connected to the
20 second analog-to-digital converter AD2.

Alternating voltages are measured by means of the impedance voltage divider with impedances $Z(j\omega)$, $R(j\omega)$ in which the ratio of the employed impedances is computed from additional measurements of the inverting amplifier W3 output voltage. Thus, it is not necessary to know the
25 values of both impedances employed in the voltage divider circuit.

In consequence of the of execution of the measurements sequence consisting of four phases are determined actual transfer functions of the voltage divider comprising configuration of impedances $Z(j\omega)$, $R(j\omega)$ of unknown values.
30

The measurement process contains the following phases:

Phase 1.

Switch Sw is set to position 2.

Analog-to-digital converter AD1 acquires the specified number N of voltage samples from which the voltage frequency spectrum denoted $V(j\omega)$ is determined.

Analog-to-digital converter AD2 acquires the specified number N of voltage samples from which the voltage frequency spectrum denoted $W(j\omega)$ is determined.

The above measurements are performed simultaneously, i.e. voltage samples in both measurement paths are acquired at the same time instants. Both analog-to-digital converters AD1 and AD2 operate synchronously.

The remaining voltages $X(j\omega)$, $Y(j\omega)$, $W0(j\omega)$ and $Y0(j\omega)$ are insignificant in this phase. N is a parameter software-determined by the Digital Control and Synchronization System.

The number N of acquired samples should enable Fourier analysis for all harmonics present in at least 1 cycle of sampled signal. For example, the signal sampling frequency 50kHz allows acquiring 1000 samples during a single cycle of 50Hz signal.

Phase 2

Switch Sw is switched to position 1.

In this phase only the recording of N voltage samples by AD2 and determining the voltage frequency spectrum denoted $W0(j\omega)$ is significant.

Phase 3.

Switch Sw is set to position 1.

Analog-to-digital converter AD3 acquires the specified number N of voltage samples from which the voltage frequency spectrum denoted $X(j\omega)$ is determined.

Analog-to-digital converter AD2 acquires the specified number N of voltage samples from which the voltage frequency spectrum denoted $Y(j\omega)$ is determined.

The measurements are performed simultaneously, i.e. voltage samples in both measurement paths are acquired at the same time instants.

The remaining voltages $V(j\omega)$, $W(j\omega)$, $W0(j\omega)$ and $Y0(j\omega)$ are insignificant in this phase.

5

Phase 4.

Switch Sw is switched to position 2.

In this phase only recording of N voltage samples by AD2 and determining the voltage frequency spectrum denoted $Y0(j\omega)$ is significant.

10 The result of numerical operations on the recorded samples of voltages $X(j\omega)$, $Y(j\omega)$, $V(j\omega)$ and $W(j\omega)$ is determination of the divider constant as a quotient of the divider right branch total impedance by its low-voltage part $R(j\omega)$, expressed as a complex number.

The final relations in the domain of complex variable $j\omega$ are:

15

$$G(j\omega) = \frac{Z(j\omega) + R(j\omega)}{R(j\omega)} = \frac{V(j\omega)}{W(j\omega) + V(j\omega) \frac{Y(j\omega)}{X(j\omega)}}$$

Determination of the voltage divider transmittance is performed after the first cycle of the voltage divider operation.

20 Thus in subsequent operation cycles the divider metrological properties are already determined although for its construction were used components with undetermined parameters.

In further cycles the system follows, without interrupting the measurement continuity, slow fluctuations of its components' parameters that may be changing due to varying weather (ambient) conditions or ageing. The transmittance is thus determined on site and not in a laboratory. The sole
25 activation signal needed for identification is the measured unknown voltage.

Transmittances of the voltage divider are determined as complex numbers. This allows determining attenuation and phase-shift of each detected harmonic in the measured voltage $U(j\omega)$.

Using these transmittances the voltage $U(j\omega)$ waveform is determined from the recorded samples of voltages $X(j\omega)$, $Y(j\omega)$, $V(j\omega)$, $V_0(j\omega)$, $W(j\omega)$, $W_0(j\omega)$.

The value of the measured voltage is determined depending on the divider operation phase from the measurement results obtained from analog-to-digital converter AD2.

$$\begin{aligned} U(j\omega) &= G(j\omega)W(j\omega) && \text{for phase 1} \\ U(j\omega) &= G(j\omega)W_0(j\omega) && \text{for phase 2} \\ 10 \quad U(j\omega) &= G(j\omega)Y(j\omega) && \text{for phase 3} \\ U(j\omega) &= G(j\omega)Y_0(j\omega) && \text{for phase 4} \end{aligned}$$

The measurement process is supervised by the Digital Control and Synchronization System which sets the measurements sequence by means of analog-to-digital converters AD1, AD2, AD3, alters the voltage divider configuration by appropriate positioning the switch Sw , by means of software executes correction of the voltage divider frequency characteristic, and performs computations.

During successive cycles of the voltage divider operation the impedance connected in parallel with analog-to-digital converter AD2 can be tuned so that the ratio of this branch is a real number for chosen frequency and not a complex one.

THE SECOND EMBODIMENT OF THE INVENTION

25

Configuration of the second example embodiment of the adaptive voltage divider according to the present invention is shown in Fig. 2.

For the sake of clarity of the description and figures, the impedances will be hereinafter denoted respectively by letters P, Q, etc. instead of $P(j\omega)$, $Q(j\omega)$, etc.

30

Impedance Q is connected in series through switch Sq , with a parallel connection of impedance T and analog-to-digital converter AD1 or with a

parallel connection of impedance P and analog-to-digital converter AD2 whereas the common node of impedances Q and T is connected with switch Sw. Switch Stp provides connection of impedance Q to ground potential.

In the adaptive voltage divider the measurement signal is not passing
5 through active elements, such as operational amplifiers, whose measuring properties would influence the measurement quality. The measurement signal passes only through passive elements whose dynamic properties are identified by the measuring system. All operations on the divider elements are performed exclusively in low-voltage circuits at voltages comprised in the
10 -10V to +10V range.

The values of impedances P, Q, Z, R and T should be estimated so as to ensure that measured signals are comprised within the permissible range of analog-to-digital converters input voltage.

Analog-to-digital converters AD1 and AD3 are operated in a differential
15 mode. Input impedances of analog-to-digital converters are accounted for when determining impedances R, P and T, respectively.

Impedances R and T substantially differ from each other.

The adaptive voltage divider operation phases:

20

Phase 1.

Switch Sq is set to position 2, switch Stp is open, switch Sw is in the closed position. The voltage measurements are performed by means of analog-to-digital converters AD2 and AD3. In this phase the relations between
25 impedances Q and P, and Z and R are determined.

Phase 2.

Switch Sq is set to position 1, switch Stp is open, switch Sw is in the closed position. The voltage measurements are performed by means of analog-to-digital converters AD1 and AD2. In this phase relations between impedances
30 Q and T, and Z and R are determined.

Phase 3.

Switch S_q is set to position 2, switch S_{tp} is closed, switch S_w is in the open position. The voltage measurements are performed by means of analog-to-digital converters AD1, AD2 and AD3. In this phase the relation between impedances T and P can be determined. Taking into account relations determined in preceding phases the relation between impedances P and Q can be determined.

The measured voltage value can be determined from the provided relations in the post-processing mode during successive operation phases, similarly as described in the first embodiment description.

This embodiment is particularly suitable for the following applications:

- Measuring instruments used in power systems, electricity meters, spectrum analysers, power quality analysers, etc.;
- Power electronic systems, electric drive control, high speed centrifuge magnetic bearings control;
- Input circuits in measuring instrumentation used for verification of dynamic properties of electrical equipment.

20 THE THIRD EMBODIMENT OF THE INVENTION

Configuration of the third example embodiment of the adaptive voltage divider according to the present invention is shown in Fig. 3.

This example embodiment is an extension of the example embodiment shown in Fig. 2 with the following modifications.

The value of impedance T1 should be approximate to the value of impedance T with a tolerance of several percent, similarly the value of impedance P1 should be approximate to the value of impedance P with a tolerance of several percent.

30

The adaptive voltage divider operation phases:

Phase 1.

Switch Sa is set to position 1, switch Sq is set to position 2, switch Spt is open, switch Sw is in the closed position. The voltage measurements are performed by means of analog-to-digital converters AD2 and AD3. In this
5 phase the relations between impedances Q and P, and Z and R are determined.

Phase 2.

Switch Sa is set to position 1, switch Sq is set to position 1, switch Spt is
10 open, switch Sw is in the closed position. The voltage measurements are performed by means of analog-to-digital converters AD1 and AD2. In this phase the relations between impedances Q and T, and Z and R are determined.

15 Phase 3.

Switch Sa is set to position 2, switch Sq is set to position 1, switch Stp is closed, switch Sw is in the open position. The voltage measurements are performed by means of analog-to-digital converters AD1, AD2 and AD3. In this phase amplifiers Ww and Wi polarize impedances T and P so that
20 relations between impedances T and P can be determined. Potential of the common point between impedances T and P is in this phase close to the ground potential thus minimizing adverse effects of CMRR (Common Mode Rejection Ratio). Taking into account relations determined in preceding phases the relation between impedances P and Q can be determined.

25

The value of the measured voltage can be determined from provided relations in the post-processing mode during successive operation phases, similarly as described in the first embodiment description.

30 THE FOURTH EMBODIMENT OF THE INVENTION

Configuration of the fourth example embodiment of the adaptive

voltage divider according to the present invention is shown in Fig. 4.

This example embodiment employs a chain of mutually loaded voltage dividers in order to reduce the voltage applied to measuring instruments inputs.

5 The operation principle and calculations are based on Thevenin's theorem.

It is assumed that input impedances of analog-to-digital converters AD1, AD2, AD3 are accounted for in the impedances $T(j\omega)$, $R(j\omega)$, $P(j\omega)$ respectively.

10

Before altering the voltage divider configuration the auxiliary switch S_p is closed to shorten the common node of impedances $Q(j\omega)$, $T(j\omega)$ and $P(j\omega)$ with analog ground GND, and after completion of the alteration process it is opened. The purpose of the auxiliary switch S_p is to protect analog-to-digital
15 converters against too high voltages that may occur during the switch undetermined state while switching between positions 1 and 2.

Analog-to-digital converters operate synchronously, i.e. samples are acquired at the same time instants. Analog-to-digital converter AD2 always performs measurement, independently from the divider configuration, also
20 during alterations of the configuration. Thus the result of an overhead line conductor voltage measurement is always available.

The adaptive voltage divider operation phases:

25 Phase 1.

Unknown voltage $U_{x1}(j\omega)$ of an overhead line is measured with respect to analog ground GND, switch S_w is set to position 1. Recorded are voltages denoted by $U_{11}(j\omega)$ and $U_{12}(j\omega)$ measured by analog-to-digital converters AD1 and AD2, respectively.

$$U_{11}(j\omega) = \frac{X(j\omega)}{X(j\omega) + V(j\omega)} U_{x1}(j\omega) \frac{T(j\omega)}{T(j\omega) + Q(j\omega) + \frac{X(j\omega)V(j\omega)}{X(j\omega) + V(j\omega)}}$$

$$U_{12}(j\omega) = \frac{S(j\omega)}{S(j\omega) + W(j\omega)} U_{x1}(j\omega) \frac{R(j\omega)}{R(j\omega) + Z(j\omega) + \frac{S(j\omega)W(j\omega)}{S(j\omega) + W(j\omega)}}$$

Dividing each side of the first equation by corresponding sides of the second equation and rearranging its items yields:

5

$$\frac{U_{11}(j\omega)}{U_{12}(j\omega)} = \frac{\frac{T(j\omega)X(j\omega)}{[T(j\omega) + Q(j\omega)][X(j\omega) + V(j\omega)] + X(j\omega)V(j\omega)}}{\frac{R(j\omega)S(j\omega)}{[R(j\omega) + Z(j\omega)][S(j\omega) + W(j\omega)] + S(j\omega)W(j\omega)}}$$

Phase 2.

Switch Sw is set to position 2. Another voltage $U_{x2}(j\omega)$ of an overhead line is measured. Recorded are voltages denoted by $U_{22}(j\omega)$ and $U_{23}(j\omega)$ measured by analog-to-digital converters AD2 and AD3, respectively. Equation that describes this configuration of the voltage divider has identical structure, impedance $P(j\omega)$ is taken instead of impedance $T(j\omega)$.

$$\frac{U_{23}(j\omega)}{U_{22}(j\omega)} = \frac{\frac{P(j\omega)X(j\omega)}{[P(j\omega) + Q(j\omega)][X(j\omega) + V(j\omega)] + X(j\omega)V(j\omega)}}{\frac{R(j\omega)S(j\omega)}{[R(j\omega) + Z(j\omega)][S(j\omega) + W(j\omega)] + S(j\omega)W(j\omega)}}$$

15

Phase 3.

Switch Sw is set to position 2. In the measured overhead line may occur a different voltage $U_{x3}(j\omega)$. Impedance $T(j\omega)$ is connected in series between impedances $Q(j\omega)$ and $P(j\omega)$. Configuration of these impedances is identical as for the phase 3 of the second embodiment. Voltages denoted by $U_{31}(j\omega)$, $U_{32}(j\omega)$ and $U_{33}(j\omega)$ are measured by analog-to-digital converters AD1, AD2 and AD3, respectively.

20

Alternatively, in order to eliminate the negative impact of CMRR in the third phase, the serially-connected impedances $P(j\omega)$ i $T(j\omega)$ are connected to a secondary winding of a small-power T_r transformer, having a primary winding connected between the GND potential and the common point of impedances $Q(j\omega)$, $X(j\omega)$, $V(j\omega)$, as shown in Fig. 5.

$$\frac{U_{33}(j\omega)}{U_{31}(j\omega)} = \frac{P(j\omega)}{T(j\omega)}$$

After transformations the voltage divider ratio is uniquely determined as a complex number $a(j\omega)$ by equation for each harmonic of the recorded voltage.

$$a(j\omega) = \frac{T(j\omega)}{T(j\omega) + Q(j\omega) + \frac{X(j\omega)V(j\omega)}{X(j\omega) + V(j\omega)}} = \frac{\frac{U_{22}(j\omega)U_{11}(j\omega)U_{33}(j\omega)}{U_{23}(j\omega)U_{12}(j\omega)U_{31}(j\omega)} - 1}{\frac{U_{33}(j\omega)}{U_{31}(j\omega)} - 1}}$$

From that time onwards the voltage divider metrological properties are determined for the given site and operating conditions.

After completion of the first cycle of phases 1, 2 and 3, these phases should be cyclically recurred in order to detect possible changes in the voltage divider components properties.

20

SUMMARY

There are also possible other example embodiments where one of the analog-to-digital converters measures a voltage in the voltage divider classic configuration, whereas two other analog-to-digital converters measure the same alternating voltage in order to determine mutual corrections of their own characteristics. One of these analog-to-digital converters is regarded as a reference converter.

25

In the subsequent phase the reference converter is connected in parallel to that converter which formerly was employed as the measuring one, whereas the converter that formerly was checked takes over the function of the classic voltage divider configuration.

5 There is also a possible to implement auto-zeroing phase of the pair of analog-to-digital converters being compared while the remaining converter operates in the classic configuration.

 The basic feature, common for all embodiments of the present invention, is the fact of altering one of the voltage divider branches configuration by means of switches (e.g. reed switches) controlled by a supervisory central control unit. This alteration of the divider configuration is performed at the low-voltage side and should be made when the point of connection of the voltage divider impedances is safely shorted through a contact to the analog ground potential GND.

15

 The adaptive voltage divider according to the present invention enables on-site determination of its mathematical model coefficients under site-specific operating conditions and during the divider operation employing exclusively the measured signal as an activation signal for identification procedures. Determination of the model coefficients is carried out for a DC component of the measured signal and for each alternating component with frequency that is detectable by means of Fourier analysis of the recorded signal. The identification procedure is performed cyclically with a period which is an integer multiple of the measured signal period. Uncertainty of the result of a voltage instantaneous value measurement depends mainly on the analog-to-digital converter measurement uncertainty. Uncertainty of the voltage measurement is entirely independent from values of the voltage divider components.

 If parameters of the voltage divider components will change, e.g. due to ageing or environmental factors, their new values will be immediately determined. These values will be immediately entered into a numerical procedure, which computes the result of a voltage instantaneous value

30

measurement. The voltage divider errors, both static and dynamic (modulus and angle) are immediately computationally corrected. All operations associated with the measurement procedure (alterations of the divider structure) are exclusively performed in low-voltage circuits. Such solution
5 facilitates periodic maintenance work.

Periodic verification of the voltage divider metrological properties may be reduced to checking the quality of an analog-to-digital converter operation. This procedure can be even performed without disassembling of the measuring system from its operation site. The procedure can be performed
10 separately for each voltage divider branch without the necessity of disconnecting the other branch.

If permitted by health and safety regulations, the voltage divider maintenance can be carried out without disconnecting it from the circuit in which the voltage is measured.

15 Grounding of the common point between impedances of one branch is sufficient for safe execution of maintenance work. During maintenance work carried out in one branch of the voltage divider the other branch can be operated. Clearly, in such situation adaptive procedures are deactivated and for the operating branch correction are used its formerly determined
20 parameters. The correction of recorded results is also possible in the post-processing mode, after updating the divider model coefficients.

The analogue, low-voltage (about 10V) measuring part of the divider can be moved away from the high-voltage part.

Parasitic impedance elements of a cable connecting these parts (e.g. a coaxial cable or twisted pair) do not affect the measurement result because
25 these elements are determined in the auto-identification process and are accounted for in final relations.

For standard voltage dividers the maximum permissible length of a cable transmitting signals to measuring instruments is specified. For the
30 adaptive voltage divider according to the invention the length of such connection is not critical.

Metrological properties of the adaptive voltage divider can be precisely

verified by means of very accurate direct current instruments. Metrological properties for alternating signals are computationally determined. A similar procedure is employed to verification of electrodynamic wattmeters.

For construction of the voltage divider according to the present invention are sufficient cheap resistive, capacitive or inductive components without the need for precise determination of their parameters. Only a coarse estimation of the divider impedance is required to make sure that its output voltage covers about 80% of the input voltage range of employed analog-to-digital converters. Integrated semiconductor devices, e.g. 24-bit analog-to-digital converters, become increasingly cheaper and offer better measurement properties. Metrological properties of the voltage divider depend mainly on analog-to-digital converters precision and the sameness of their characteristics. Therefore the voltage divider operation incorporates stages during which analog-to-digital converters metrological properties are cyclically verified with respect to the chosen converter.

The voltage divider algorithm can simultaneously execute self-diagnosis procedure. Rapidly changing parameters of the voltage divider may indicate the system failure. Information about such event can be promptly transferred to maintenance services.

An additional advantageous feature of the adaptive voltage divider according to the present invention is the easy connection of a fibre-optic communication link that allows integrating the divider with power system control equipment.

The adaptive voltage divider according to the present invention can be employed in the following areas of application:

- Voltage circuits of measuring instruments used for metering electric energy consumption, power quality measuring and recording disturbances propagation in power lines;
- Voltage circuits of phasor measurement units (PMUs) that principally require measuring of instantaneous voltage values with possible minimum phase error;
- Power Stabilization System whose purpose is damping of power system

oscillations requires a precise measuring of instantaneous voltage values in transmission lines;

- Real time control of high-speed magnetic bearings;
- Power electronic systems;
- 5 - Instruments generating test signals with the defined rate of signal change.
The adaptive voltage divider enables measuring dynamic properties of signals without the need to use of expensive and awkward measurement references of resistance, inductance or capacitance.
- The adaptive voltage divider can be used as an alternative for Schering
10 bridge, employing only one reference element in the low voltage circuit.

CLAIMS

1. An adaptive voltage divider for measuring a high voltage between a ground terminal (GND) and a measurement terminal (U), characterized in that it comprises:
- 5
- a first branch comprising a first set of impedance elements (Z, R) forming a voltage divider circuit connected between the ground terminals (GND) and the measurement terminal (U) and a voltage meter (AD2) configured to measure voltage on one of the impedance elements (Z, R) of the first
10 branch,
 - a second branch comprising a second set of impedance elements (Q, P) connected between the ground terminal (GND) and the measurement terminal (U) and switchable between a plurality of configurations, wherein in at least one configuration the second set of impedance elements (Q, P)
15 forms a voltage divider circuit, and voltage meters (AD1, AD3) configured to measure voltage on at least one of the impedance elements (Q, P) of the second branch,
 - a control circuit (DCSS) configured to consecutively switch the configuration of the second branch between the plurality of configurations
20 thereof, such that the relationships between the values of impedance elements (Z, R) of the first branch and the values of impedance elements (Q, P) of the second branch can be determined for consecutive configurations of the second branch as a function of the outputs of the voltage meters (AD1, AD2, AD3) and the total transmittance of the
25 voltage divider can be determined at any instance as a function of the outputs of the voltage meters (AD1, AD2, AD3).
2. The adaptive voltage divider according to claim 1, wherein:
- the first branch comprises a first impedance element (Z) connected in
30 series with a second impedance element (R) to which a voltage follower (W2) is connected, the voltage follower (W2) further connected with a voltage meter (AD2)

- the second branch comprises a first impedance element (Q) connected in series with a second impedance element (P) to which a voltage follower (W1) is connected, the voltage follower (W1) further connected with a voltage meter (AD1), and further comprising a switch (Sw) for switchably connecting the second terminal of the impedance element (P) to the ground terminal (GND) or to the output of an amplifier (W3), the output of the amplifier (W3) being connected with a voltage meter (AD3).
3. The adaptive voltage divider according to claim 2, wherein the second branch is switchable between:
- a first configuration, wherein the switch (Sw) connects the impedance element (P) to the ground,
 - a second configuration, wherein the switch (Sw) connects the impedance element (P) to the output of the amplifier (W3).
4. The adaptive voltage divider according to claim 1, wherein:
- the first branch comprises a first impedance element (Z) connected in series with a second impedance element (R) to which a voltage meter (AD2) is connected,
 - the second branch comprises at least three impedances (Q, T, P) connectable via switches (Sq, Stp, Sw) to at least three configurations, wherein the first configuration comprises a series connection of the first impedance (Q) and the second impedance (T), the second configuration comprises a series connection of the first impedance (Q) and the third impedance (P) and the third configuration comprises a series connection of all three impedances (Q, T, P).
5. The adaptive voltage divider according to claim 4, wherein the second branch comprises a first impedance (Q) connected in series with a first selector switch (Sq) having a selector terminal switchable between a second impedance (T) and a third impedance (P) having a common terminal connected via a second switch (Sw) to the ground terminal (GND), and

further comprising a third switch (Stp) between the selector terminal of the first selector switch (Sq) and the ground terminal (GND).

6. The adaptive voltage divider according to claim 5, further comprising a
5 circuit (Ww, Wi, T1, P1) connectable in the third configuration in parallel with the series connection of the second and third impedance (T, P) to minimize the effects of CMRR.

7. The adaptive voltage divider according to claim 1, wherein the first
10 branch and the second branch each comprise a chain of mutually loaded voltage dividers.




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5

INTERNATIONAL SEARCH REPORT

International application No
PCT/EP2012/066147

A. CLASSIFICATION OF SUBJECT MATTER
 INV. G01R1/067 G01R15/04 H03H7/24
 ADD.
 According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED
 Minimum documentation searched (classification system followed by classification symbols)
 H03H G01R

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
 EPO-Internal, WPI Data, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 100 750 A (VAN DER ZEE PIETER [NL]) 8 August 2000 (2000-08-08) column 3, line 1 - column 5, line 16 -----	1-7
A	US 4 489 270 A (DILLER CALVIN D [US]) 18 December 1984 (1984-12-18) column 1, line 53 - column 4, line 22 -----	1-7
A	DE 21 22 917 A1 (BROWN, BOWERI) 23 November 1972 (1972-11-23) the whole document -----	1-7
A	US 3 256 484 A (TERRY PAUL V) 14 June 1966 (1966-06-14) cited in the application column 4, line 3 - column 7, line 15 -----	1-7

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents :

<p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier application or patent but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p>	<p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p>
---	---

Date of the actual completion of the international search 17 December 2012	Date of mailing of the international search report 02/01/2013
---	--

Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer Meggyesi, Zoltán
--	--

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/EP2012/066147

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6100750	A	08-08-2000	EP 0860050 A1 26-08-1998
			JP 2000500240 A 11-01-2000
			US 6100750 A 08-08-2000
			WO 9809376 A1 05-03-1998

US 4489270	A	18-12-1984	DE 3404191 A1 16-08-1984
			FR 2540689 A1 10-08-1984
			GB 2134738 A 15-08-1984
			JP 1604094 C 22-04-1991
			JP 2026882 B 13-06-1990
			JP 59147519 A 23-08-1984
			NL 8400289 A 03-09-1984
			US 4489270 A 18-12-1984

DE 2122917	A1	23-11-1972	NONE

US 3256484	A	14-06-1966	NONE
