



(19)

Europäisches
Patentamt
European
Patent Office
Office européen
des brevets



(11)

EP 2 624 078 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention
of the grant of the patent:
11.03.2020 Bulletin 2020/11

(51) Int Cl.:
G04F 10/00 (2006.01)
H03M 1/12 (2006.01)

G04F 10/10 (2006.01)

(21) Application number: **13153534.6**

(22) Date of filing: **31.01.2013**

(54) Method and apparatus for clockless conversion of portion of electric charge to digital word

Verfahren und Vorrichtung für taktgeberfreie Umwandlung eines Teils einer elektrischen Ladung in ein digitales Wort

Procédé et appareil de conversion sans horloge d'une partie de charge électrique en mot numérique

(84) Designated Contracting States:
**AL AT BE BG CH CY CZ DE DK EE ES FI FR GB
GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO
PL PT RO RS SE SI SK SM TR**

(30) Priority: **31.01.2012 PL 39795412
31.01.2012 PL 39795312**

(43) Date of publication of application:
07.08.2013 Bulletin 2013/32

(73) Proprietor: **AKADEMIA GORNICZO-HUTNICZA
im. Stanisława Staszica
30-059 Krakow (PL)**

(72) Inventors:

- **Koscielnik, Dariusz
31-431 Krakow (PL)**
- **Miskowicz, Marek
31-636 Krakow (PL)**

(74) Representative: **Kacperski, Andrzej
Kancelaria Prawno-Patentowa
ul. Kupa 3/9
31-057 Krakow (PL)**

(56) References cited:
WO-A2-2011/152743 WO-A2-2011/152744

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

[0001] The subject of this invention is a method and an apparatus for clockless conversion of a portion of electric charge to a digital word that can be applied in monitoring and control systems.

5 [0002] The method for the conversion of a portion of electric charge to a digital word known from WO/2011/152743 consists in accumulation of electric charge in the sampling capacitor while charge is delivered to the charge input. The charge is accumulated during the active state of the gate signal.

10 [0003] After terminating of accumulation of electric charge in the sampling capacitor, the accumulated electric charge is submitted to the process of redistribution by deploying the charge in the array of capacitors while a capacitance value of each capacitor of a given index is twice as high as a capacitance value of a capacitor of the previous index. During the process of redistribution, the accumulated electric charge is deployed in the capacitors in the array in a way that the obtained voltage equals zero or equals the reference voltage on each capacitor or on each capacitor with the possible exception of one of capacitors. The course of the process of redistribution is controlled by means of the control module on the basis of output signals of the first and of the second comparator. Electric charge is transferred between capacitors 15 during the process of its redistribution by the use of the current source. By means of the control module, the value one is assigned to these bits in the digital word that correspond to capacitors on which voltage equal to the reference voltage value has been obtained and the value zero is assigned to the other bits in the digital word. In one of variants of this solution, electric charge is accumulated simultaneously in the sampling capacitor and in the capacitor of the highest capacitance value in the array of capacitors which is connected to the sampling capacitor in parallel.

20 [0004] The apparatus the conversion of a portion of electric charge to a digital word is also known WO/2011/152743. This apparatus comprises the array of capacitors whose control inputs are connected to the set of control outputs of the control module. The control module is equipped with the digital output, the complete conversion signal output, the gate signal input and two control inputs. The first control input of the control module is connected to the output of the first comparator whose inputs are connected to one pair of outputs of the array of capacitors. The other control input of the 25 control module is connected to the output of the second comparator whose inputs are connected to the other pair of outputs of the array. Furthermore, the charge input, the source of auxiliary voltage together with the source of the reference voltage, the sampling capacitor and the controlled current source are connected to the array of capacitors, and the control input of the current source is connected to the relevant control output of the control module. The array of capacitors comprises on-off switches, change-over switches and the array of capacitors whose number equals the 30 number of bits in the digital word and a capacitance value of a capacitor of a given index is twice as high as a capacitance value of a capacitor of the previous index. The top plate of the sampling capacitor and the top plate of each capacitor in the array of capacitors are connected through the first on-off switch to the first rail and/or through the second on-off switch to the second rail and the bottom plate is connected through a change-over switch to ground of a circuit or to the source of auxiliary voltage. The first rail is connected to ground of the circuit through the first rail on-off switch and to the 35 non-inverting input of the second comparator whose inverting input is connected to the source of the reference voltage. The second rail is connected to the inverting input of the first comparator whose non-inverting input is connected to the source of auxiliary voltage. The control inputs of the first on-off switches and the control inputs of the change-over switches in the array of capacitors are coupled together and connected appropriately to the control outputs of the control module while the control inputs of the second on-off switches.

40 [0005] The charge input is connected to the first rail through the input on-off switch whose control input is connected to the control output of the control module. Furthermore, one end of the current source is connected to the second rail, and the other end of the current source is connected to the first rail.

[0006] In one of variants of the abovementioned apparatus, the sampling capacitor whose capacitance value is not smaller than the capacitance value of the capacitor having the highest capacitance value in the array of capacitors is 45 connected in parallel to the capacitor of the highest capacitance value in the array of capacitors. The conversion of a portion of electric charge to the digital word is realized by changing states of signals from the relevant control outputs by means of the control module.

[0007] The invention relates to a method for clockless conversion according to claim 1 and to an apparatus for clockless conversion according to claim 5. Preferred embodiments are defined in the dependent claims.

50 [0008] According to the invention, the method for clockless conversion of a portion of electric charge to a digital word consists in accumulation of electric charge delivered to the charge input in the sampling capacitor, or in the sampling capacitor and in the capacitor of the highest capacitance value in the array of redistribution, which is connected in parallel to the sampling capacitor. The charge is accumulated from the instant when the control module detects the beginning of the gate signal to the instant when the control module detects the end of the gate signal.

55 [0009] Then, the process of redistribution of the accumulated electric charge is realized in the array of redistribution in a known way by changing states of signals from the relevant control outputs by the use of the control module and the relevant values are assigned to bits in the digital word by means of the control module. The array of redistribution comprises the set of on-off switches, change-over switches and capacitors while a capacitance value of each capacitor

of a given index is twice as high as a capacitance value of a capacitor of the previous index.

[0010] The essence of the method, according to the invention, consists in that as soon as accumulation of electric charge is terminated in the sampling capacitor, or in the sampling capacitor and in the capacitor of the highest capacitance value in the array of redistribution, which is connected to the sampling capacitor in parallel, and as soon as the beginning of the next gate signal is detected by means of the control module, electric charge delivered to the charge input is accumulated in an additional sampling capacitor. Next the process of redistribution of electric charge accumulated in the additional sampling capacitor is realized and the relevant values are assigned to bits in the digital word by means of the control module. The accumulation of electric charge in the additional sampling capacitor, the process of redistribution of electric charge accumulated in the additional sampling capacitor and assignment of the relevant values to bits in the digital word by means of the control module are realized as for the sampling capacitor.

[0011] In this method, it is possible that as soon as the accumulation of electric charge is terminated in the additional sampling capacitor and as soon as the beginning of the next gate signal is detected by means of the control module, the next cycle begins and electric charge delivered to the charge input is accumulated again in the additional sampling capacitor, or in the sampling capacitor and in the capacitor of the highest capacitance value in the array of redistribution, which is connected to the sampling capacitor in parallel.

[0012] In this method, it is possible that in a period of time when electric charge delivered to the charge input is accumulated in the additional sampling capacitor, a part of delivered charge is accumulated in the additional capacitor having the highest capacitance value in the array of redistribution which is connected to the additional sampling capacitor in parallel. A capacitance value of the additional capacitor having the highest capacitance value in the array of redistribution equals the capacitance value of the capacitor having the highest capacitance value in the array of redistribution.

[0013] In this method it is also possible that as soon as the process of redistribution is terminated, the portion of electric charge, accumulated in the last of capacitors on which reference voltage had not been reached when the process of redistribution was realized, is conserved. This portion of electric charge is taken into account when the next process of redistribution is realized.

[0014] The apparatus, according to the invention, comprises the array of redistribution whose control inputs are connected to control outputs of the control module. The control module is equipped with the digital output, the complete conversion signal output, the gate signal input, the first control input which is connected to the output of the first comparator and the other control input which is connected to the output of the second comparator. The source of auxiliary voltage, the section of the sampling capacitor and the controlled current source whose control input is connected to the relevant output controlling current source are connected to the array of redistribution. The first end of the current source is connected to the source rail and the other end of the current source is connected to the destination rail. The array of redistribution comprises the sections whose number equals the number of bits in the digital word. The section of the sampling capacitor and each section of the array of redistribution comprises the source on-off switch, the destination on-off switch, the ground change-over switch and at least one capacitor. The top plate of the sampling capacitor and the top plate of each capacitor in the array of redistribution is connected through the source on-off switch to the source rail and/or through the destination on-off switch to the destination rail and the bottom plate is connected through the ground change-over switch to ground of the circuit or to the source of auxiliary voltage. In the array of redistribution, a capacitance value of each capacitor of a given index is twice as high as a capacitance value of a capacitor of the previous index. The destination rail is connected through the destination rail on-off switch to ground of the circuit and is also connected to the non-inverting input of the second comparator whose inverting input is connected to the source of the reference voltage. The source rail is connected to the inverting input of the first comparator whose non-inverting input is connected to the source of auxiliary voltage. The control inputs of the source on-off switches and the control input of the destination rail on-off switch are connected appropriately to control outputs of the control module. The control inputs of destination on-off switches and the control inputs of the ground change-over switches are coupled together and connected appropriately to the control outputs of the control module.

[0015] A significant innovation of the apparatus is that the section of the sampling capacitor comprises the additional sampling capacitor, the top plate change-over switches and the bottom plate change-over switches and the input on-off switch connected to the charge input. The control input of the input on-off switch is connected to the output controlling the input on-off switch. The top plate of the sampling capacitor and the top plate of the additional sampling capacitor are connected to the source on-off switch and to the destination on-off switch or to the input on-off switch through the top plate change-over switches. The bottom plate of the sampling capacitor and the bottom plate of the additional sampling capacitor are connected to the ground change-over switch or to ground of the circuit by the bottom plate change-over switches. The control inputs of the top plate change-over switches and the control inputs of the bottom plate change-over switches are coupled together and connected to the output controlling change-over switches of the plates.

[0016] It is advantageous if at least one section of the array of redistribution comprises the additional capacitor and the top plate change-over switches and the bottom plate change-over switches. The top plate of the capacitor and the top plates of the additional capacitor of such section are connected to the source on-off switch and to the destination

on-off switch or to an input on-off switch through the top plate change-over switches. The bottom plate of the capacitor and the bottom plate of the additional capacitor of such section are connected to the ground change-over switch or to ground of the circuit through the bottom plate change-over switches. The control inputs of the change-over top plate switches and the control inputs of bottom plate change-over switches are coupled together and connected to the output controlling change-over switches of the plates.

[0017] It is advantageous if the capacitance values of the sampling capacitor and of the additional sampling capacitor are not smaller than the capacitance value of the capacitor having the highest capacitance value in the array of redistribution.

[0018] It is also advantageous if the capacitance value of the additional capacitor in the array of redistribution equals appropriately the capacitance value of the capacitor in the array of redistribution.

[0019] Due to accumulation of the other portion of electric charge in an additional sampling capacitor, the conversion of two portions of electric charge accumulated during the duration of two successive gate signals to the digital word is possible without the need to introduce a break needed to realize the process of redistribution of the accumulated electric charge and to realize the relaxation phase. Accumulation of the other portion of electric charge in an additional sampling capacitor is realized simultaneously with realization of the process of redistribution of the first portion of electric charge in the sampling capacitor.

[0020] In this way, the results of each conversion are presented with minimal delay equal to the time of realization of the process of charge redistribution. Moreover, the realization of actions related to the conversions of both charge portions by the same control module, by the array of redistribution, by the set of comparators and by the set of current sources contributes to a reduction of amount of energy consumed per single conversion by the apparatus and in this way increases energy efficiency of its operation.

[0021] A start of a new conversion cycle after detecting the end of the actual gate signal and the beginning of the next gate signal enables the conversion of two successive charge portions by means of a single apparatus.

[0022] A use of a parallel connection of the additional capacitor having the highest capacitance value in the array of redistribution to the additional sampling capacitor allows the required capacitance value of the sampling capacitor to be reduced twice and enables a significant reduction of area occupied by a converter produced in a form of the monolithic integrated circuit. Due to a parallel connection of the additional sampling capacitor to the additional capacitor having the highest capacitance value in the array of redistribution, the maximum voltage value created on the additional sampling capacitor having the reduced capacitance value is not increased. Furthermore the time of realization of redistribution of charge, accumulated in the additional sampling capacitor and in the additional capacitor having the highest capacitance value in the array of redistribution connected to the additional sampling capacitor in parallel, is smaller at least by 25%.

[0023] Conserving in the apparatus a small portion of charge which has not been taken into consideration in the value of a digital word is also an advantage. The inclusion of the abovementioned portion of charge during the process of redistribution of the subsequent accumulated charge portion together with elimination of the need to introduce breaks between consecutive conversions causes that the sum of digital words representing a sequence of converted time intervals with the resolution defined by the quantization error.

[0024] The subject of the invention is explained in the exemplary realizations by means of figures where the apparatus is shown at different phases of conversion process represented by different states of on-off switches and change-over switches:

Fig. 1 illustrates the schematic diagram of the apparatus in the phase of relaxation before the beginning of the first conversion process.

Fig. 2 illustrates the schematic diagram of the apparatus during accumulation of electric charge in the sampling capacitor C_n .

Fig. 3 illustrates exemplary sequence of gate signals.

Fig. 4 illustrates exemplary sequence of gate signals which occur immediately after themselves.

Fig. 5 illustrates the schematic diagram at the beginning of redistribution of charge accumulated in the sampling capacitor C_n .

Fig. 6 illustrates the schematic diagram at the beginning of redistribution of charge accumulated in the sampling capacitor C_n and simultaneous accumulation of charge in the additional sampling capacitor C_{nA} .

Fig. 7 illustrates the schematic diagram of the apparatus during the charge transfer from the source capacitor C_i to the destination capacitor C_k and simultaneous accumulation of charge in the additional sampling capacitor C_{nA} .

Fig. 8 illustrates the schematic diagram of the other version of apparatus in a relaxation phase before the beginning of the first conversion process.

5 Fig. 9 illustrates the schematic diagram of the other version of apparatus during accumulation of charge in the sampling capacitor C_n and in the capacitor C_{n-1} which is connected to the sampling capacitor C_n in parallel.

[0025] According to the invention, the method for the clockless conversion of a charge portion to a digital word consists in accumulation of electric charge delivered to the charge input InQ in the sampling capacitor C_n . The charge is accumulated from the instant when the control module CM detects the beginning of the gate signal G_x to the instant when 10 the control module detects the end of the gate signal G_x .

[0026] Then, the process of redistribution of the accumulated charge is realized in the array of redistribution A by means of the control module CM by changing the states of the signals from the relevant control outputs and the relevant values are assigned to the bits $b_{n-1}, b_{n-2}, \dots, b_1, b_0$ in digital word by means of the control module CM. The array of redistribution A comprises the set of on-off switches, the set of change-over switches and the set of capacitors while a 15 capacitance value of a capacitor of a given index is twice as high as a capacitance value of a capacitor of the previous index. As soon as accumulation of charge in the sampling capacitor C_n is terminated and when the beginning of next gate signal G_{x+1} is detected by means of the control module CM, the charge delivered to the charge input InQ is accumulated in the additional sampling capacitor C_{nA} . Next, the process of redistribution of charge accumulated in the additional sampling capacitor C_{nA} is realized and the relevant values are assigned to the bits $b_{n-1}, b_{n-2}, \dots, b_1, b_0$ in the 20 digital word by means of the control module CM. The accumulation of charge in the additional sampling capacitor C_{nA} , the process of redistribution of charge accumulated in the additional sampling capacitor C_{nA} and the assignment of relevant values to the bits $b_{n-1}, b_{n-2}, \dots, b_1, b_0$ in the digital word are realized in the same way as for the sampling capacitor C_n .

[0027] The another exemplary solution is characterized in that as soon as accumulation of electric charge in the 25 additional sampling capacitor C_{nA} is terminated and when the beginning of the subsequent gate signal G_{x+2} is detected by means of the control module CM, the next cycle begins and the charge delivered to the charge input InQ is accumulated in the sampling capacitor C_n again.

[0028] The another exemplary solution is characterized in that during the next gate signal G_{x+1} when the charge delivered to the charge input InQ is accumulated in the additional sampling capacitor C_{nA} , a part of the delivered charge 30 is accumulated simultaneously in the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution which is connected to the additional sampling capacitor C_{nA} in parallel. The capacitance value of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution is equal to the capacitance value of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution.

[0029] The another exemplary solution is characterized in that as soon as the process of redistribution is terminated 35 in the last of capacitors on which reference voltage U_L had not been reached when the process of redistribution is realized, the charge accumulated in the last of capacitors is conserved.

[0030] In detail, the abovementioned process of redistribution in the exemplary solution is presented as follows.

[0031] As soon as accumulation of electric charge in the sampling capacitor C_n is terminated, the function of the source 40 capacitor C_i , whose index is defined by the content of the source index register, is assigned by means of the control module CM to the sampling capacitor C_n by writing the value of the index of the sampling capacitor C_n to this register. Simultaneously, the function of the destination capacitor C_k , whose index is defined by the content of the destination index register, is assigned by means of the control module CM to the capacitor C_{n-1} having the highest capacitance 45 value in the array of redistribution by writing the value of the index of the capacitor C_{n-1} to this register. Then, the process of redistribution of the accumulated charge is realized by transfer of the charge from the source capacitor C_i to the destination capacitor C_k by the use of the current source J. At the same time, the voltage U_k increasing on the destination capacitor C_k is compared to the reference voltage U_L by the use of the second comparator K2, and also the voltage U_i on the source capacitor C_i is observed by the use of the first comparator K1.

[0032] When the voltage U_i on the source capacitor C_i observed by the use of the first comparator K1 equals zero 50 during the charge transfer, the function of the source capacitor C_i is assigned to the current destination capacitor C_k by means of the control module CM on the basis of the output signal of the first comparator K1 by writing the current content of the destination index register to the source index register, and the function of the destination capacitor C_k is assigned to the subsequent capacitor in the array of redistribution A whose capacitance value is twice lower than the capacitance value of the capacitor that acted as the destination capacitor directly before by reducing the content of the destination index register by one, and the charge transfer from a new source capacitor C_i to a new destination capacitor C_k is 55 continued by the use of the current source J.

[0033] When the voltage U_k on the destination capacitor C_k observed by the use of the second comparator K2 equals the reference voltage U_L during the transfer of charge from the source capacitor C_i to the destination capacitor C_k , the function of the destination capacitor C_k is assigned by means of the control module CM on the basis of the output signal

of the second comparator K2 to the subsequent capacitor in the array of redistribution A whose capacitance value is twice lower than the capacitance value of the capacitor that acted as the destination capacitor directly before by reducing the content of the destination index register by one, and also the charge transfer from the source capacitor C_i to a new destination capacitor C_k is continued.

5 [0034] The process of redistribution is still controlled by means of the control module CM on the basis of the output signals of both comparators (K1 and K2) until the voltage U_i on the source capacitor C_i observed by the use of the first comparator K1 equals zero during the period of time when the function of the destination capacitor C_k is assigned to the capacitor C_0 having the lowest capacitance value in the array of redistribution, or the voltage U_0 increasing on the capacitor C_0 having the lowest capacitance value in the array of redistribution and observed at the same time by the
10 use of the second comparator K2 equals the reference voltage U_L . The value one is assigned to the bits in the digital word corresponding to the capacitors in the array of redistribution on which the voltage equal to the reference voltage value U_L has been obtained, and the value zero is assigned to the other bits by means of the control module CM.

[0035] According to the invention, the apparatus for clockless conversion of a portion of charge to the digital word comprises the array of redistribution A whose control inputs are connected to control outputs of the control module CM.
15 The control module CM is equipped with the digital output B, the complete conversion output OutR, the gate signal input InG, the first control input In1 connected to the output of the first comparator K1 and the other control input In2 connected to the output of the second comparator K2. The source of auxiliary voltage U_H , the section of the sampling capacitor A_n and the controlled current source J are connected to the array of redistribution A. The control input of the current source J is connected to the output controlling the current source A_j . The first end of the current source J is connected to the source rail H and the other end of the current source J is connected to the destination rail L. The array of redistribution comprises the sections whose number n equals the number of bits in the digital word.
20

[0036] The section of the sampling capacitor A_n and the sections of the array of redistribution A comprise the source on-off switches S_{Hn} ; S_{Hn-1} , S_{Hn-2} , ..., S_{H1} , S_{H0} , the destination on-off switches S_{Ln} ; S_{Ln-1} , S_{Ln-2} , ..., S_{L1} , S_{L0} , the ground change-over switches S_{Gn} ; S_{Gn-1} , S_{Gn-2} , ..., S_{G1} , S_{G0} and the capacitors C_n ; C_{n-1} , C_{n-2} , ..., C_1 , C_0 . The top plates of the capacitors C_{n-1} , C_{n-2} , ..., C_1 , C_0 of the array of redistribution are connected to the source rail H by the use of the source on-off switches S_{Hn-1} , S_{Hn-2} , ..., S_{H1} , S_{H0} and to the destination rail L by the use of the destination on-off switches S_{Ln-1} , S_{Ln-2} , ..., S_{L1} , S_{L0} . The bottom plates of these capacitors are connected to ground of the circuit and to the source of auxiliary voltage U_H by the use of the ground change-over switches S_{Gn-1} , S_{Gn-2} , ..., S_{G1} , S_{G0} . In the array of redistribution A, a capacitance value of each capacitor C_{n-1} , C_{n-2} , ..., C_1 , C_0 of a given index is twice as high as a capacitance value of a capacitor of the previous index. The capacitance value of the sampling capacitor C_n is twice as high as the capacitance value of the capacitor C_n having the highest capacitance value in the array of redistribution. The relevant bit b_{n-1} , b_{n-2} , ..., b_1 , b_0 in the digital word is assigned to each capacitor C_{n-1} , C_{n-2} , ..., C_1 , C_0 in the array of redistribution. The destination rail L is connected through the on-off switch of the destination rail S_{Gal} to ground of the circuit and is also connected to the non-inverting input of the second comparator K2 whose inverting input is connected to the source of the reference voltage U_L . The source rail H is connected to the inverting input of the first comparator K1 whose non-inverting input is connected to the source of auxiliary voltage U_H . The control inputs of the source on-off switches S_{Hn} ; S_{Hn-1} , S_{Hn-2} , ..., S_{H1} , S_{H0} and the control inputs of the on-off switch of the destination rail S_{Gal} are connected appropriately to the control outputs D_n ; D_{n-1} , D_{n-2} , ..., D_1 , D_0 ; D_{all} . The control inputs of the destination on-off switches S_{Ln} ; S_{Ln-1} , S_{Ln-2} , ..., S_{L1} , S_{L0} and the control inputs of the ground change-over switches S_{Gn} ; S_{Gn-1} , S_{Gn-2} , ..., S_{G1} , S_{G0} are coupled together and
40 connected appropriately to the control outputs I_n ; I_{n-1} , I_{n-2} , ..., I_1 , I_0 .

[0037] The section of the sampling capacitor A_n comprises also the additional sampling capacitor C_{nA} , the top plate change-over switches S_{Tn} , S_{TnA} , the bottom plate change-over switches S_{Bn} , S_{BnA} and the input on-off switch S_Q connected to the charge input while the control input of the input on-off switch S_Q is connected to the output controlling the input on-off switch A_Q . The capacitance value of the additional sampling capacitor C_{nA} is equal to the capacitance value of the sampling capacitor C_n . The top plate of the sampling capacitor C_n and the top plate of the additional sampling capacitor C_{nA} are connected to the source on-off switch S_{Hn} to the destination on-off switch S_{Ln} and to the input on-off switch S_Q through the top plate change-over switches S_{Tn} , S_{TnA} . The bottom plates of the sampling capacitor C_n and the bottom plates of the additional sampling capacitor C_{nA} are connected to the ground change-over switch S_{Gn} and to ground of the circuit through the bottom plate change-over switches S_{Bn} , S_{BnA} . The control inputs of the top plate change-over switches S_{Tn} , S_{TnA} and the control inputs of the bottom plate change-over switches S_{Bn} , S_{BnA} are coupled together and connected to the output controlling the change-over switches of plates A_C . The source on-off switch S_{Hn} is connected to the source rail H, the destination on-off switch S_{Ln} is connected to the destination rail L and the ground change-over switch S_{Gn} is connected to ground of the circuit and to the source of auxiliary voltage U_H .

[0038] In the another exemplary solution, the section of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution comprises the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution, the top plate change-over switches S_{Tn-1} , S_{Tn-1A} and the bottom plate change-over switches S_{Bn-1} , S_{Bn-1A} . The capacitance value of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution is equal to the capacitance value of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution.

The top plates of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution and the top plates of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution are connected to the source on-off switch S_{Hn-1} , to the destination on-off switch S_{Ln-1} and to the input on-off switch S_Q by the use of the top plate change-over switches S_{Tn-1} , S_{Tn-1A} . The bottom plates of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution and the top plates of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution are connected to the ground change-over switch S_{Gn-1} and to ground of the circuit through the bottom plate change-over switches S_{Bn-1} , S_{Bn-1A} . The control inputs of the top plate change-over switches S_{Tn-1} , S_{Tn-1A} and the control inputs of the bottom plate change-over switches S_{Bn-1} , S_{Bn-1A} are coupled together and connected to the output controlling the change-over switches of plates A_C .

[0039] The method for conversion of a portion of electric charge to the digital word, according to the invention, is presented in the first exemplary apparatus as follows. Before the first process of conversion of a portion of electric charge to the digital word having the number of bits equal to n , the control module CM introduces the complete conversion output $OutR$ to the inactive state. By the use of the signal from the output controlling the input on-off switch A_Q , the control module CM causes the opening of the input on-off switch S_Q and the disconnection of the charge input InQ from the top plate change-over switches S_{Tn} , S_{TnA} . The control module CM also causes the switching off the current source J by the use of the signal from the output controlling the current source A_J . By the use of the signal from the output controlling the change-over switches of plates A_C , the control module CM causes the switching of the top plate change-over switches S_{Tn} , S_{TnA} and of the bottom plate change-over switches S_{Bn} , S_{BnA} and the connection of the top plate of the sampling capacitor C_n to the source on-off switch S_{Hn} and to the destination on-off switch S_{Ln} , the connection of the top plate of the additional sampling capacitor C_{nA} to the input on-off switch S_U , the connection of the bottom plate of the sampling capacitor C_n to the ground change-over switch S_{Gn} and the connection of the bottom plate of the additional sampling capacitor C_{nA} to ground of the circuit.

[0040] Next the control module CM introduces the apparatus into the relaxation state shown in fig. 1. Therefore, the control module CM causes the opening of the source on-off switches S_{Hn-1} , S_{Hn-2} , ..., S_{H1} , S_{H0} by the use of the signals from the control outputs D_{n-1} , D_{n-2} , ..., D_1 , D_0 . Furthermore, by the use of the signals from the control outputs I_n , I_{n-1} , I_{n-2} , ..., I_1 , I_0 , the control module CM causes the closure of the destination on-off switches S_{Ln} , S_{Ln-1} , S_{Ln-2} , ..., S_{L1} , S_{L0} and the connection of the top plate of the sampling capacitor C_n and the top plates of all the capacitors C_{n-1} , C_{n-2} , ..., C_1 , C_0 in the array of redistribution to the destination rail L, the switching of the ground change-over switches S_{Gn} , S_{Gn-1} , S_{Gn-2} , ..., S_{G1} , S_{G0} and the connection of the bottom plate of the sampling capacitor C_n and the bottom plates of all the capacitors C_{n-1} , C_{n-2} , ..., C_1 , C_0 in the array of redistribution to ground of the circuit. By the use of the signal from the control output D_{all} , the control module CM causes the closure of the destination rail on-off switch S_{Gall} and the connection of the destination rail L to ground of the circuit enforcing a complete discharge of the sampling capacitor C_n and of all the capacitors C_{n-1} , C_{n-2} , ..., C_1 , C_0 in the array of redistribution. At the same time, by the use of signal from the control output D_n , the control module CM causes the closure of the source on-off switch S_{Hn} and the connection of the source rail H to the destination rail L and to ground of the circuit which prevents the occurrence of a random potential on the source rail H.

[0041] As soon as the beginning of the gate signal G_x is detected on the gate signal input InG by the module CM, the apparatus is introduced into the state shown in fig. 2 by the use of the module CM. Therefore, by the use of the signal from the output controlling the change-over switches of plates A_C , the control module CM causes the switching of the top plate change-over switches S_{Tn} , S_{TnA} and switching of the bottom plate change-over switches S_{Bn} , S_{BnA} and the connection of the top plate of the sampling capacitor C_n to the input on-off switch S_Q , the connection of the top plate of the additional sampling capacitor C_{nA} to the source on-off switch S_{Hn} and to the destination on-off switch S_{Ln} , the connection of the bottom plate of the sampling capacitor C_n to ground of the circuit and the connection of the bottom plate of the additional sampling capacitor C_{nA} to the ground change-over switch S_{Gn} enforcing a complete discharge of the additional sampling capacitor C_{nA} . Then, the control module CM causes the closure of the input on-off switch S_Q and the connection of the charge input InQ to the top plate change-over switches S_{Tn} , S_{TnA} by the use of the signal from the output controlling the input on-off switch A_Q . The charge delivered to the charge input InQ is accumulated in the sampling capacitor C_n which as the only capacitor is then connected to the charge input InQ in parallel through the top plate change-over switch S_{Tn} and through the input on-off switch S_Q .

[0042] As soon as the end of the gate signal G_x is detected by the control module CM on the gate signal input InG , the control module CM by the use of the signal from the control output D_{all} causes the opening of the destination rail on-off switch S_{Gall} and the disconnection of the destination rail L from ground of the circuit. By the use of the signals from control outputs I_n , I_{n-1} , I_{n-2} , ..., I_1 , I_0 , the control module CM causes the opening of the destination on-off switches S_{Ln} , S_{Ln-1} , S_{Ln-2} , ..., S_{L1} , S_{L0} and the disconnection of the top plates of the additional sampling capacitor C_{nA} and of the capacitors C_{n-1} , C_{n-2} , ..., C_1 , C_0 in the array of redistribution from the destination rail L, the switching of the ground change-over switches S_{Gn} , S_{Gn-1} , S_{Gn-2} , ..., S_{G1} , S_{G0} and the connection of the bottom plates of the additional sampling capacitor C_{nA} and of the capacitors C_{n-1} , C_{n-2} , ..., C_1 , C_0 in the array of redistribution to the source of auxiliary voltage U_H . By the use of the signal from the output controlling the change-over switches of plates A_C , the control module CM causes the switching of the top plate change-

over switches S_{Tn} , S_{TnA} and of the bottom plate change-over switches S_{Bn} , S_{BnA} and the connection of the top plate of the sampling capacitor C_n to the source on-off switch S_{Hn} and to the destination on-off switch S_{Ln} , the connection of the top plate of the additional sampling capacitor C_{nA} to the input on-off switch S_Q , the connection of the bottom plate of the sampling capacitor C_n to the ground change-over switch S_{Gn} and the connection of the bottom plate of the additional sampling capacitor C_{nA} to ground of the circuit.

[0043] If the end of the gate signal G_x detected by the control module CM does not constitute the beginning of the next gate signal G_{x+1} as it is shown in fig. 3, the control module CM causes the opening of the input on-off switch S_Q and the disconnection of the charge input InQ from the top plate change-over switches S_{Tn} , S_{TnA} by the use of the signal from the output controlling the input on-off switch A_Q . The abovementioned state of the apparatus is shown in fig. 5. As soon as the beginning of the next gate signal G_{x+1} is detected by the control module CM on the gate signal input InG , the control module CM by the use of the signal from the output controlling the input on-off switch A_Q causes again the closure of the input on-off switch S_Q and the connection of the charge input InQ to the top plate change-over switches S_{Tn} , S_{TnA} . The charge delivered to the charge input InQ is accumulated in the additional sampling capacitor C_{nA} which as the only capacitor is then connected to the charge input InQ through the top plate change-over switch S_{TnA} and the input on-off switch S_Q .

[0044] If the end of the gate signal G_x detected by the control module CM determines simultaneously the beginning of the next gate signal G_{x+1} as it is shown in fig. 4, the charge is accumulated in the additional sampling capacitor C_{nA} which as the only capacitor is then connected to the charge input InQ through the top plate change-over switch S_{TnA} and the input on-off switch S_Q . The abovementioned state of the apparatus is shown in fig. 6.

[0045] In both cases, the control module CM introduces the complete conversion output $OutR$ into the inactive state and assigns the initial value zero to all the bits b_{n-1} , b_{n-2} , ..., b_1 , b_0 in the digital word. Then, the control module CM assigns the function of the source capacitor C_i to the sampling capacitor C_n by writing the value of the index of the sampling capacitor to the source index register. Simultaneously, the control module CM assigns the function of the destination capacitor C_k to the capacitor C_{n-1} having the highest capacitance value in the array of redistribution by writing the value of the index of the capacitor having the highest capacitance value in the array of redistribution to the destination index register. Next, the control module CM starts to realize the process of redistribution of the accumulated electric charge. Therefore, the control module CM by the use of the signal from the output controlling current source A_j causes the switching on the current source J . The charge accumulated in the source capacitor C_i is transferred to the destination capacitor C_k by the use of the current source J though the source rail H and the destination rail L and the voltage U_i on the source capacitor gradually decreases and at the same time the voltage U_k on the destination capacitor gradually increases during the charge transfer.

[0046] In case when the voltage U_k on the current destination capacitor C_k reaches the reference voltage U_L value, then the value one is assigned by the control module CM to the appropriate bit b_k in the digital word on the basis of the output signal of the second comparator $K2$. By the use of the signal from the control output I_k , the control module CM causes the opening of the destination on-off switch S_{Lk} and the disconnection of the top plate of the destination capacitor C_k from the destination rail L , the simultaneous switching of the ground change-over switch S_{Gk} and the connection of the bottom plate of the destination capacitor C_k to the source of auxiliary voltage U_H . Next, the control module CM assigns the function of the destination capacitor C_k to the subsequent capacitor in the array of redistribution A whose capacitance value is twice lower than the capacitance value of the capacitor that acted as the destination comparator C_k directly before by reducing the content of the destination index register by one. By the use of the signal from the control output I_k , the control module CM causes the closure of the destination on-off switch S_{Lk} and the connection of the top plate of a new destination capacitor C_k to the destination rail L , the simultaneous switching of the ground change-over switch S_{Gk} and the connection of the bottom plate of the destination capacitor C_k to ground of the circuit.

[0047] In case when the voltage U_i on the source capacitor reaches the value zero during charge transfer, then on the basis of the output signal of the first comparator $K1$ the control module CM by the use of the signal from the control output D_i causes the opening of the source on-off switch S_{Hi} and the disconnection of the top plate of the source capacitor C_i from the source rail H . By the use of the signal from the control output I_k , the control module CM causes the opening of the destination on-off switch S_{Lk} and the disconnection of the top plate of the destination capacitor C_k from the destination rail L , the simultaneous switching of the ground change-over switch S_{Gk} and the connection of the bottom plate of the destination capacitor C_k to the source of auxiliary voltage U_H . Next, the function of the source capacitor C_i is assigned by the control module CM to the capacitor that acted as the destination capacitor C_k directly before by writing the current content of the destination index register to the source index register. The control module CM by the use of the signal from the control output D_i causes the closure of the source on-off switch S_{Hi} and the connection of the top plate of a new source capacitor C_i to the source rail H . Then, the control module CM reduces the content of the destination index register by one and assigns the function of the destination capacitor C_k to the next capacitor in the array of redistribution A having a capacitance value twice lower than the capacitance value of the capacitor that acted as the destination capacitor C_k directly before. By the use of the signal from the control output I_k , the control module CM causes the closure of the destination on-off switch S_{Lk} and the connection of the top plate of a new destination capacitor C_k to

the destination rail L, the simultaneous switching of the ground change-over switch S_{Gk} and the connection of the bottom plate of a new destination capacitor C_k to ground of the circuit. Fig. 7 presents the apparatus in the abovementioned state.

[0048] In both abovementioned cases, the control module CM continues the process of electric charge redistribution on the basis of the output signals of the first comparator K1 and of the second comparator K2. Each occurrence of the

5 active state on the output of the second comparator K2 causes the assignment of the function of the destination capacitor C_k to the subsequent capacitor in the array of redistribution A whose capacitance value is twice as lower as the capacitance value of the capacitor which acted as the destination capacitor C_k directly before. On the other hand, each occurrence

10 of the active state on the output of first comparator K1 causes the assignment of the function of the source capacitor C_i to the capacitor in the array of redistribution A that until now has acted as the destination capacitor C_k , and at the same time the assignment of the function of the destination capacitor C_k to the subsequent capacitor in the array A whose

15 capacitance value is twice as lower as the capacitance value of the capacitor which acted as the destination capacitor directly before. The process of redistribution is terminated when the capacitor C_0 having the lowest capacitance value in the array of redistribution A stops to act as the destination capacitor C_k . Such situation occurs when the active state appears on the output of the first comparator K1 or on the output of the second comparator K2 during charge transfer

15 to the capacitor C_0 having the lowest capacitance value in the array of redistribution A. When the active state appears on the output of the second comparator K2, the control module CM assigns the value one to the bit b_0 .

[0049] After termination of redistribution of charge accumulated previously in the sampling capacitor C_n and after assigning the corresponding values to the bits $b_{n-1}, b_{n-2}, \dots, b_1, b_0$ in the output digital word, the control module CM activates the signal provided on the complete conversion signal output OutR. By the use of the signal from the output

20 controlling the current source A_J , the control module CM causes the switching off of the current source J. Next, the control module CM introduces the apparatus into the relaxation phase.

[0050] After detecting the end of the next gate signal G_{x+1} by the control module CM on the gate signal input InG, the control module CM by the use of the signal from the control output D_{all} causes the opening of the destination rail on-off switch S_{Gal} and the disconnection of the destination rail L from ground of the circuit. The control module CM by the use

25 of signals from the control outputs $I_n; I_{n-2}, \dots, I_1, I_0$ causes the opening of the destination on-off switches $S_{Ln}; S_{Ln-2}, \dots, S_{L1}, S_{L0}$ and the disconnection of the top plates of the sampling capacitor C_n and of the capacitors C_{n-2}, \dots, C_1, C_0 in the array of redistribution from the destination rail L, the switching of the ground change-over switches $S_{Gn}; S_{Gn-2}, \dots, S_{G1}, S_{G0}$ and the connection of the bottom plates of the sampling capacitor C_n and of the capacitors C_{n-2}, \dots, C_1, C_0 in the array of redistribution to the source of auxiliary voltage U_H . By the use of the signal from the output controlling change-

30 over switches of plates A_C , the control module CM causes the switching of the top plate change-over switches S_{Tn}, S_{TnA} and of the bottom plate change-over switches S_{Bn}, S_{BnA} and the connection of the top plate of the sampling capacitor C_n to the input on-off switch S_Q , the connection of the top plate of the additional sampling capacitor C_{nA} to the source on-off switch S_{Hn} and to the destination on-off switch S_{Ln} , the connection of the bottom plate of the sampling capacitor C_n to ground of the circuit and the connection of the bottom plate of the additional sampling capacitor C_{nA} to the ground

35 change-over switch S_{Gr} .

[0051] In case when the end of the next gate signal G_{x+1} detected by the control module CM does not constitute simultaneously the beginning of the subsequent gate signal G_{x+2} as it is shown in fig. 3, the control module CM by the use of the signal from the output controlling the input on-off switch A_Q causes the opening of the input on-off switch S_Q and the disconnection of the charge input InQ from the top plate change-over switches S_{Tn}, S_{TnA} . As soon as the

40 beginning of the subsequent gate signal G_{x+2} is detected by the control module CM on the gate signal input InG, the control module CM by the use of the signal from the output controlling the input on-off switch A_Q causes again the closure of the input on-off switch S_Q and the connection of the charge input InQ to the top plate change-over switches S_{Tn}, S_{TnA} . The charge delivered to the charge input InQ is accumulated in the sampling capacitor C_n which is then the only capacitor connected to the charge input InQ through the top plate change-over switch S_{Tn} and the input on-off switch S_Q .

[0052] In case when the end of the next gate signal G_{x+1} detected by the control module CM constitutes simultaneously the beginning of the subsequent gate signal G_{x+2} as it is shown in fig. 4, the electric charge is accumulated in the sampling capacitor C_n which is then the only capacitor connected to the charge input InQ through the top plate change-over switch S_{Tn} and the input on-off switch S_Q .

[0053] In both cases, the control module CM deactivates the signal provided on the complete conversion signal output

50 OutR and assigns the initial value zero to all the bits $b_{n-1}, b_{n-2}, \dots, b_1, b_0$ in the digital word. Then, the control module CM assigns the function of the source capacitor C_i to the additional sampling capacitor C_{nA} by writing the value of the sampling capacitor C_n index to the source index register. Simultaneously, the control module CM assigns the function

55 of the destination capacitor C_k to the capacitor C_{n-1} having the highest capacitance value in the array of redistribution by writing a value of the index of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution to the destination index register. Next, the control module CM by the use of the signal from the output controlling current source A_J causes the switching on the current source J and starts to realize the process of redistribution of charge

accumulated in the additional sampling capacitor C_{nA} . The process of redistribution is terminated when the capacitor C_0 having the lowest capacitance value in the array of redistribution A stops to act as the destination capacitor C_k .

[0054] After termination of redistribution of charge accumulated previously in the additional sampling capacitor C_{nA} and after assigning the corresponding values to the bits $b_{n-1}, b_{n-2}, \dots, b_1, b_0$ in the digital word, the control module CM activates the complete conversion signal output OutR. By the use of the signal from the output controlling the current source A_J , the control module CM causes the switching off of the current source J. Next, the control module CM introduces the apparatus into the relaxation phase.

[0055] According to the invention, the method for conversion of a portion of electric charge to the digital word realized in the second exemplary apparatus is as follows. Before the start of the first process of conversion of a portion of electric charge to the digital word having the number of bits equal to n, the control module CM by the use of the signal from the output controlling the change-over switches of plates A_C causes additionally the switching of top plate change-over switches S_{Tn-1}, S_{Tn-1A} and switching of the bottom plate change-over switches S_{Bn-1}, S_{Bn-1A} and the connection of the top plate of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution to the source on-off switch S_{Hn-1} and to the destination on-off switch S_{Ln-1} , the connection of the top plate of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution to the input on-off switch S_Q , the connection of the bottom plate of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution to the ground change-over switch S_{Gn-1} and the connection of the bottom plate of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution to ground of the circuit. Fig. 8 presents the abovementioned state of the apparatus.

[0056] As soon as the beginning of the gate signal G_x is detected by the control module CM on the gate signal input InG, the control module CM by the use of the signal from the output controlling the change-over switches of plates A_C causes additionally the switching of the top plate change-over switches S_{Tn-1}, S_{Tn-1A} and switching of the bottom plate change-over switches S_{Bn-1}, S_{Bn-1A} and the connection of the top plate of the sampling capacitor C_{n-1} having the highest capacitance value in the array of redistribution to the input on-off switch S_Q , the connection of the top plate of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution to the source on-off switch S_{Hn-1} and to the destination on-off switch S_{Ln-1} , the connection of the bottom plate of the sampling capacitor C_{n-1} having the highest capacitance value in the array of redistribution to ground of the circuit and the connection of the bottom plate of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution to the ground change-over switch S_{Gn-1} enforcing a complete discharge of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution. Electric charge delivered to the charge input InQ is accumulated simultaneously in the sampling capacitor C_n and in the capacitor C_{n-1} having the highest capacitance value in the array of redistribution which is connected to the sampling capacitor C_n in parallel. Both capacitors (C_n and C_{n-1}) are the only capacitors that are connected to the charge input InQ through the top plate change-over switches S_{Tn}, S_{Tn-1} and the input on-off switch S_Q . Fig. 9 presents the abovementioned state of the apparatus.

[0057] After detecting the end of the gate signal G_x by the control module CM on the gate signal input InG, the control module CM by the use of the signal from the output controlling the change-over switches of plates A_C causes additionally switching of the top plate change-over switches S_{Tn-1}, S_{Tn-1A} and switching of the bottom plate change-over switches S_{Bn-1}, S_{Bn-1A} and the connection of the top plate of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution to the source on-off switch S_{Hn-1} and to the destination on-off switch S_{Ln-1} , the connection of the top plate of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution to the input on-off switch S_Q , the connection of the bottom plate of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution to the ground change-over switch S_{Gn} and the connection of the bottom plate of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution to ground of the circuit.

[0058] As soon as the beginning of the next gate signal G_{x+1} is detected by the control module CM on the gate signal input InG, the electric charge delivered to the charge input InQ is accumulated simultaneously in the additional sampling capacitor C_{nA} and in the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution which is connected to the additional sampling capacitor C_{nA} in parallel. Both capacitors (C_{nA} and C_{n-1A}) are the only capacitors that are connected to the source of converted voltage U_N through the top plate change-over switches S_{TnA}, S_{Tn-1A} and the input on-off switch S_Q .

[0059] After detecting the end of the next gate signal G_{x+1} by the control module CM on the gate signal input InG, the control module CM by the use of the signal from the output controlling the change-over switches of plates A_C causes the switching of the top plate change-over switches S_{Tn-1}, S_{Tn-1A} and switching of the bottom plate change-over switches S_{Bn-1}, S_{Bn-1A} and the connection of the top plate of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution to the input on-off switch S_Q , the connection of the top plate of the additional capacitor C_{n-1A} having the highest capacitance value in the array of redistribution to the source on-off switch S_{Hn-1} and to the destination on-off switch S_{Ln-1} , the connection of the bottom plate of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution to ground of the circuit and the connection of the bottom plate of the additional capacitor C_{n-1A} to the ground change-over switch S_{Gn-1} .

[0060] According to the invention, the another method for conversion of a portion of electric charge to the digital word realized in the exemplary apparatus differs from the previous methods in that as soon as the process of accumulated electric charge redistribution is terminated, the control module CM causes the electric charge, accumulated in the last

of capacitors on which the reference voltage U_L had not been reached during realization of the process of redistribution, to be conserved.

[0061] If the control module CM assigns the value zero to the bit b_0 during the realization of the process of charge redistribution, the control module CM introducing the apparatus into the relaxation state by the use of the signal from the control output I_0 causes the opening of the destination on-off switch S_{L0} and the disconnection of the top plate of the capacitor C_0 having the lowest capacitance value in the array of redistribution from the destination rail L, the switching of the ground change-over switch S_{G0} and the connection of the bottom plate of the capacitor C_0 having the lowest capacitance value in the array of redistribution to the source of auxiliary voltage U_H .

[0062] If the control module CM assigns the value one to the bit b_0 during the realization of the process of redistribution, the control module CM introducing the apparatus into relaxation state by the use of the signal from the control output I_i causes the opening the destination on-off switch S_{Li} and the disconnection of the top plate of the source capacitor C_i from the destination rail L, the switching of the ground change-over switch S_{Gi} and the connection of the bottom plate of the source capacitor C_i to the source of auxiliary voltage U_H .

15 References

[0063]

A	array of redistribution
A _n	section of sampling capacitor
CM	control module
K1	first comparator
K2	second comparator
J	current source
U _H	source of auxiliary voltage
U _L	source of the reference voltage
InG	gate signal input
InQ	charge input
In1	first control input of the control module
In2	second control input of the control module
B	digital output of the control module
OutR	complete conversion output
H	source rail
L	destination rail
C _n	sampling capacitor
C _{n-1} , C _{n-2} , ..., C ₁ , C ₀	capacitors in the array of redistribution
C _{n-1}	capacitor having the highest capacitance value in the array of redistribution
C ₀	capacitor having the lowest capacitance value in the array of redistribution
C _{nA}	additional sampling capacitor
C _{n-1A}	additional capacitor having the highest capacitance value in the array of redistribution
C _i	source capacitor
C _k	destination capacitor
U _{n-1} , U _{n-2} , ..., U ₁ , U ₀	voltages on the capacitors in the array of redistribution
U _i	voltage on the source capacitor
U _k	voltage on the destination capacitor
b _{n-1} , b _{n-2} , ..., b _j , ..., b _k , ..., b ₁ , b ₀	bits in the digital word
S _{Hn} , S _{Hn-1} , S _{Hn-2} , ..., S _{Hj} , ..., S _{Hk} , ..., S _{H1} , S _{H0}	source on-off switches
S _{Ln} , S _{Ln-1} , S _{Ln-2} , ..., S _{Lj} , ..., S _{Lk} , ..., S _{L1} , S _{L0}	destination on-off switches
S _{Gn} , S _{Gn-1} , S _{Gn-2} , ..., S _{Gi} , ..., S _{Gk} , ..., S _{G1} , S _{G0}	ground change-over switches
S _{Tn} , S _{Tn-1} , S _{TnA} , S _{Tn-1A}	top plate change-over switches
S _{Bn} , S _{Bn-1} , S _{BnA} , S _{Bn-1A}	bottom plate change-over switches
S _{Gall}	destination rail on-off switch
S _Q	input on-off switch
A _C	output controlling change-over switches of the plates
A _J	output controlling the current source

A_Q	output controlling the input on-off switch
G_x	gate signal
G_{x+1}	next gate signal
G_{x+2}	subsequent gate signal
5 $I_n, I_{n-1}, I_{n-2}, \dots, I_j, \dots, I_k, \dots, I_1, I_0$	control outputs
$D_n, D_{n-1}, D_{n-2}, \dots, D_j, \dots, D_k, \dots, D_1, D_0, D_{\text{all}}$	control outputs

Claims

- 10 1. Method for clockless conversion of portion of electric charge to digital word consisting in accumulation of electric charge delivered to the charge input while the charge is accumulated in the sampling capacitor, or in the sampling capacitor and in the capacitor of the highest capacitance value in the array of redistribution, which is connected in parallel to the sampling capacitor and the charge is accumulated from the instant when the control module detects the beginning of the gate signal to the instant when the control module detects the end of the gate signal, and then consisting in the realization of the process of accumulated electric charge redistribution in the array of redistribution in a known way by means of the control module by changes of states of signals from relevant control outputs, while the array of redistribution comprises an array of on-off switches, of change-over switches and of capacitors such that a capacitance value of each capacitor of a given index is twice as high as a capacitance value of a capacitor of the previous index, and also consisting in the assignment of relevant values to bits of the digital word by means of the control module **characterized in that** after termination of accumulation of electric charge in the sampling capacitor (C_n) or in the sampling capacitor (C_n) and in the capacitor (C_{n-1}) having the highest capacitance value in the array of redistribution which is connected to the sampling capacitor (C_n) in parallel and after detection of the beginning of the next gate signal (G_{x+1}) by means of the control module (CM), electric charge delivered to the charge input I_{nQ} is accumulated in the additional sampling capacitor (C_{nA}), and next the process of redistribution of electric charge accumulated in the additional sampling capacitor (C_{nA}) is realized and relevant values are assigned to bits ($b_{n-1}, b_{n-2}, \dots, b_1, b_0$) in the digital word by means of the control module (CM) while accumulation of electric charge in the additional sampling capacitor (C_{nA}) and the process of redistribution of electric charge accumulated in the additional sampling capacitor (C_{nA}) and assignment of relevant values to bits ($b_{n-1}, b_{n-2}, \dots, b_1, b_0$) in the digital word are realized such as for the sampling capacitor (C_n).
- 15 2. Method for conversion as claimed in claim 1 **characterized in that** after termination of accumulation of electric charge in the additional sampling capacitor (C_{nA}) and after detection of the beginning of the subsequent gate signal (G_{x+2}) by means of the control module (CM), the next cycle begins and electric charge delivered to the charge input I_{nQ} is accumulated again in the sampling capacitor (C_n) or in the sampling capacitor (C_n) and in the capacitor (C_{n-1}) having the highest capacitance value in the array of redistribution which is connected to the sampling capacitor (C_n) in parallel.
- 20 3. Method for conversion as claimed in claim 1 and 2 **characterized in that** in a period of time when electric charge delivered to the charge input I_{nQ} is accumulated in the additional sampling capacitor (C_{nA}), a part of electric charge is simultaneously accumulated in the additional capacitor (C_{n-1A}) having the highest capacitance value in the array of redistribution which is connected in parallel to the additional sampling capacitor (C_{nA}) while a capacitance value of the additional capacitor (C_{n-1A}) having the highest capacitance value in the array of redistribution equals the capacitance value of the capacitor C_{n-1} having the highest capacitance value in the array of redistribution.
- 25 4. Method for conversion as claimed in claim 1, 2 and 3 **characterized in that** after termination of process of redistribution, the charge, accumulated in the last of capacitors on which the reference voltage (U_L) had not been reached when the process of redistribution was realized, is conserved.
- 30 5. Apparatus for clockless conversion of portion of electric charge to digital word comprising the array of redistribution whose control inputs are connected to control outputs of the control module and the control module is equipped with the digital output, the complete conversion output, the gate signal input, the first control input connected to the output of the first comparator and the second control input connected to the output of the second comparator whereas the source of auxiliary voltage, the section of the sampling capacitor and the controlled current source, whose control input is connected to the output controlling the current source, are connected to the array of redistribution while the first end of current source is connected to the source rail and the other end of the current source is connected to the destination rail whereas the array of redistribution comprises the sections whose number equals the number of bits in the digital word, and the section of the sampling capacitor and each section of the array of redistribution

comprises the source on-off switch, the destination on-off switch, the ground change-over switch and at least one capacitor whose top plate is connected to the source rail through the source on-off switch and/or to the destination rail through the destination on-off switch and whose bottom plate is connected to ground of the circuit or to the source of auxiliary voltage through the ground change-over switch while a capacitance value of each capacitor of a given index in the array of redistribution is twice as high as a capacitance value of a capacitor of the previous index, and the destination rail is connected to ground of the circuit through the destination on-off switch and to the non-inverting input of the second comparator whose inverting input is connected to the source of the reference voltage and the source rail is connected to the inverting input of the first comparator whose non-inverting input is connected to the source of auxiliary voltage whereas the control inputs of the source on-off switches and the control input of the destination rail on-off switch are connected appropriately to the control outputs of the control module, and the control inputs of the destination on-off switches and the control inputs of the ground change-over switches are coupled together and connected appropriately to the control outputs of the control module **characterized in that** the sampling capacitor (A_n) comprises the additional sampling capacitor (C_{nA}), the top plate change-over switches (S_{Tn}, S_{TnA}), the bottom plate change-over switches (S_{Bn}, S_{BnA}) and the input on-off switch (S_Q) connected to the charge input (InQ) while the control input of the input on-off switch (S_Q) is connected to the output controlling the input on-off switch (A_Q) and the top plate of the sampling capacitor (C_n) and the top plate of the additional sampling capacitor (C_{n-1}) are connected to the source on-off switch (S_{Hn}) and to the destination on-off switch (S_{Ln}) or to the input on-off switch (S_Q) through the top plate change-over switches (S_{Tn}, S_{TnA}) whereas the bottom plate of the sampling capacitor (C_n) and the bottom plate of the additional sampling capacitor (C_{nA}) are connected to the ground change-over switches (S_{Gn}) or to ground of the circuit through the bottom plate change-over switches (S_{Bn}, S_{BnA}) and the control inputs of the top plate change-over switches (S_{Tn}, S_{TnA}) and the control inputs of the bottom plate change-over switches (S_{Bn}, S_{BnA}) are coupled together and connected appropriately to the output controlling the change-over switches of the plates (A_C).

6. Apparatus for conversion as claimed in claim 5 **characterized in that** at least one section in the array of redistribution (A) comprises the additional capacitor ($C_{n-1A}, C_{n-2A}, \dots, C_1A, C_0A$), the top plate change-over switches ($S_{Tn-1}, S_{Tn-2}, \dots, S_{T1}, S_{T0}; S_{Tn-1A}, S_{Tn-2A}, \dots, S_{T1A}, S_{T0A}$) and the bottom plate change-over switches ($S_{Bn-1}, S_{Bn-2}, \dots, S_{B1}, S_{B0}; S_{Bn-1A}, S_{Bn-2A}, \dots, S_{B1A}, S_{B0A}$) while the top plates of the capacitors ($C_{n-1}, C_{n-2}, \dots, C_1, C_0$) and the top plates of the additional capacitors ($C_{n-1A}, C_{n-2A}, \dots, C_1A, C_0A$) are connected appropriately to the source on-off switches ($S_{Hn-1}, S_{Hn-2}, \dots, S_{H1}, S_{H0}$) and to the destination on-off switches ($S_{Ln-1}, S_{Ln-2}, \dots, S_{L1}, S_{L0}$) or to the input on-off switch (S_Q) through the top plate change-over switches ($S_{Tn-1}, S_{Tn-2}, \dots, S_{T1}, S_{T0}; S_{Tn-1A}, S_{Tn-2A}, \dots, S_{T1A}, S_{T0A}$) whereas the bottom plates of the capacitors ($C_{n-1}, C_{n-2}, \dots, C_1, C_0$) and the bottom plates of the additional capacitors ($C_{n-1A}, C_{n-2A}, \dots, C_1A, C_0A$) are connected appropriately to the ground change-over switches ($S_{Gn-1}, S_{Gn-2}, \dots, S_{G1}, S_{G0}$) or to ground of the circuit through the bottom plate change-over switches ($S_{Bn-1}, S_{Bn-2}, \dots, S_{B1}, S_{B0}; S_{Bn-1A}, S_{Bn-2A}, \dots, S_{B1A}, S_{B0A}$) whereas the control inputs of the top plate change-over switches ($S_{Tn-1}, S_{Tn-2}, \dots, S_{T1}, S_{T0}; S_{Tn-1A}, S_{Tn-2A}, \dots, S_{T1A}, S_{T0A}$) and the control inputs of the bottom plate change-over switches ($S_{Bn-1}, S_{Bn-2}, \dots, S_{B1}, S_{B0}; S_{Bn-1A}, S_{Bn-2A}, \dots, S_{B1A}, S_{B0A}$) are coupled together and connected to the output controlling the change-over switches of the plates (A_C).
7. Apparatus for conversion as claimed in claim 6 **characterized in that** the capacitance value of the sampling capacitor (C_n) and the capacitance value of the additional sampling capacitor (C_{nA}) are not lower than the capacitance value of the capacitor (C_{n-1}) having the highest capacitance value in the array of redistribution.
8. Apparatus for conversion as claimed in claim 6 **characterized in that** the capacitance value of the additional capacitor ($C_{n-1A}, C_{n-2A}, \dots, C_1A, C_0A$) in the array of redistribution is equal appropriately to the capacitance value of the capacitor ($C_{n-1}, C_{n-2}, \dots, C_1, C_0$) in the array of redistribution.

Patentansprüche

1. Verfahren für taktgeberfreie Umwandlung eines Teils einer elektrischen Ladung in ein digitales Wort, bei dem die elektrische Ladung durch einen Ladeeingang in einem Abtastkondensator oder in einem Abtastkondensator und mit ihm parallel geschalteten Kondensator mit der höchsten Kapazität in der Umverteilungseinheit angesammelt wird, wobei sich die Ladung ab Erfassung mittels eines Steuermoduls des Anfangs des Gating Signals bis zur Erfassung mittels des Steuermoduls des Endes des Gating Signals ansammelt, und bei dem dann in der Umverteilungseinheit der Prozess der Umverteilung der angesammelten elektrischen Ladung, in einer bekannten Art und Weise, mittels eines Steuermoduls durch die Änderung der Zustände der Signale von den jeweiligen Steuerausgängen umgesetzt wird, wobei die Umverteilungseinheit einen Satz von Verbindern, Schaltern und Kondensatoren solcher Art enthält,

- dass die Kapazität eines jeden Kondensators mit dem gegebenen Index doppelt so groß ist wie die Kapazität des unmittelbar vorstehenden Kondensators, und bei dem den Bits des digitalen Wortes mittels eines Steuermoduls entsprechende Werte zugeordnet werden, **gekennzeichnet dadurch, dass** nach Abschluss der Ansammlung der elektrischen Ladung im Abtastkondensator (C_n) oder im Abtastkondensator (C_n) und dem parallel geschalteten Kondensator (C_{n-1}) mit der höchsten Kapazität in der Umverteilungseinheit, und nach dem Erfassen des Anfangs des Gating Signals (G_{x+1}) mittels des Steuermoduls (CM) sich die mittels eines Ladeeingangs (InQ) zugeführte elektrische Ladung in dem zusätzlichen Abtastkondensator (C_{nA}) ansammelt, und dann der Prozess der Umverteilung der in dem zusätzlichen Abtastkondensator (C_{nA}) angesammelten elektrischen Ladung umgesetzt und den Bits ($b_{n-1}, b_{n-2}, \dots, b_1, b_0$) des digitalen Wortes mittels Steuermoduls (CM) entsprechende Werte zugeordnet werden, wobei die Ansammlung der elektrischen Ladung im zusätzlichen Abtastkondensator (C_{nA}), der Prozess der Umverteilung der im zusätzlichen Abtastkondensator (C_{nA}) angesammelten elektrischen Ladung und die Zuordnung der entsprechenden Werte zu Bits ($b_{n-1}, b_{n-2}, \dots, b_1, b_0$) des digitalen Wortes so wie für den Abtastkondensator (C_n) umgesetzt werden.
- 5 **2.** Ein Verfahren gemäß Anspruch 1, **gekennzeichnet dadurch, dass**, nach Abschluss der Ansammlung der elektrischen Ladung in dem zusätzlichen Abtastkondensator (C_{nA}) und der Erfassung des Anfangs des nächsten Gating Signals (G_{x+2}) mithilfe des Steuermoduls (CM) der nächste Zyklus beginnt und sich die elektrische Ladung, mittels des Ladeeingangs (InQ) zugeführt, wieder im Abtastkondensator (C_n) oder im Abtastkondensator (C_n) und dem mit ihm parallel geschalteten Kondensator (C_{n-1}) mit der höchsten Kapazität in der Umverteilungseinheit ansammelt.
- 10 **3.** Verfahren nach Anspruch 1 und 2, **gekennzeichnet dadurch, dass** wenn sich die elektrische Ladung, dass mittels eines Ladeeingangs (InQ) zugeführt wird, in dem zusätzlichen Abtastkondensator (C_{nA}) ansammelt, sich ein Teil der zugeführten elektrischen Ladung gleichzeitig in dem zusätzlichen Kondensator (C_{n-1A}) mit der höchsten Kapazität in der Umverteilungseinheit, der parallel zu dem zusätzlichen Abtastkondensator (C_{nA}) geschaltet wird, ansammelt, wobei die Kapazität des zusätzlichen Kondensators (C_{n-1A}) mit der höchsten Kapazität in der Umverteilungseinheit gleich der Kapazität des Kondensators (C_{n-1}) mit der höchsten Kapazität in der Umverteilungseinheit ist.
- 15 **4.** Verfahren nach Anspruch 1, 2 und 3, **gekennzeichnet dadurch, dass** nach Abschluss des Prozesses der Umverteilung im letzten der Kondensatoren, in dem während des Prozesses der Umverteilung keine Referenzspannung (U_L) erreicht wurde, die angesammelte elektrische Ladung angesammelt bleibt.
- 20 **5.** Vorrichtung zur taktgeberfreie Umwandlung eines Teils einer elektrischen Ladung in ein digitales Wort mit Umverteilungseinheit, deren Steuereingänge mit den Steuerausgängen des Steuermoduls verbunden sind, und das Steuermodul mit dem Ausgang des digitalen Wortes, dem Ausgang des Umwandlungsabschlusses, dem Gating-Eingang und dem ersten Steuereingang, der mit dem Ausgang des ersten Komparators verbunden ist, und dem zweiten Steuereingang, der mit dem Ausgang des zweiten Komparators verbunden ist, ausgestattet sind, und die Umverteilungseinheit mit der Hilfsspannungsquelle, dem Abtastkondensatorabschnitt und der gesteuerten Stromquelle verbunden ist, deren Steuereingang mit dem Steuerausgang über die Stromquelle verbunden ist, wobei der erste Pol der Stromquelle mit dem Quellbus und der zweite Pol der Stromquelle mit dem Zielbus verbunden ist, wobei die Umverteilungseinheit Abschnitte enthält, deren Anzahl der Anzahl der Bits des digitalen Wortes entspricht, und der Abtastkondensatorabschnitt und jeder Abschnitt der Umverteilungseinheit einen Quellverbinder, einen Zielverbinder, einen Masseschalter und mindestens einen Kondensator, dessen obere Abdeckung mit dem Quellbus über den Quellverbinder und/oder mit dem Zielbus über den Zielverbinder verbunden ist, und die untere Abdeckung über den Masseschalter mit der Masse der Anordnung oder mit der Hilfsspannungsquelle verbunden ist, enthalten, wobei in der Umverteilungseinheit die Kapazität eines jeden Kondensators mit dem gegebenen Index doppelt so groß ist wie die Kapazität des unmittelbar vorstehenden Kondensators, und dazu der Zielbus mit der Masse der Anordnung über den Zielbus-Verbinder verbunden wird und mit dem nichtintervierenden Eingang des zweiten Komparators verbunden ist, dessen intervierender Eingang mit der Referenzspannungsquelle verbunden ist, und der Quellbus mit dem intervierenden Eingang des ersten Komparators verbunden ist, dessen nichtintervierender Eingang mit einer Hilfsspannungsquelle verbunden ist, während die Steuereingänge der Quellverbinder und des Zielbus-Verbinders entsprechend mit den Steuerausgängen des Steuermoduls, und die Steuereingänge der Zielverbinder und der Masseschalter miteinander entsprechend gekoppelt und mit den Steuerausgängen des Steuermoduls entsprechend verbunden sind, **gekennzeichnet dadurch, dass** der Abtastkondensatorabschnitt (A_n) einen zusätzlichen Abtastkondensator (C_{nA}), Schalter der oberen Abdeckungen (S_{Tn}, S_{TnA}) und Schalter der unteren Abdeckungen (S_{Bn}, S_{BnA}), sowie einen Ladeeingang (InQ) und einen damit verbundenen Eingangsverbinder (S_Q), dessen Steuereingang mit dem Steuerausgang via einen Ausgangsverbinder (A_Q), verbunden ist, enthält, wobei die oberen Abdeckungen des Abtastkondensators (C_n) und des zusätzlichen Abtastkondensators (C_{n-1}) über die Schalter der oberen Abdeckungen (S_{Tn}, S_{TnA}) mit dem Quellverbinder (S_{Hn}) und dem Zielverbinder (S_{Ln}) oder mit dem Eingangs-
- 25 **50**
- 30 **35**
- 35 **40**
- 40 **45**
- 45 **50**
- 50 **55**

verbinder (S_Q) verbunden werden, wobei die unteren Abdeckungen des Abtastkondensators (C_n) und des zusätzlichen Abtastkondensators (C_{nA}) über die Schalter der unteren Abdeckungen (S_{Bn} , S_{BnA}) mit dem Masseschalter (S_{Gn}) oder mit der Einheitsmasse verbunden werden, während die Steuereingänge der Schalter der oberen Abdeckungen (S_{Tn} , S_{TnA}) und der Schalter der unteren Abdeckungen (S_{Bn} , S_{BnA}) miteinander gekoppelt und mit dem Steuerausgang über die Schalter der Abdeckungen (A_C) entsprechend verbunden sind.

6. Vorrichtung nach Anspruch 5, **gekennzeichnet dadurch, dass** mindestens ein Abschnitt der Umverteilungseinheit (A) einen zusätzlichen Kondensator (C_{n-1A} , C_{n-2A} , ..., C_1A , C_0A) und Schalter der oberen Abdeckungen (S_{Tn-1} , S_{Tn-2} , ..., S_{T1} , S_{T0} ; S_{Tn-1A} , S_{Tn-2A} , ..., S_{T1A} , S_{T0A}) und Schalter der unteren Abdeckungen (S_{Bn-1} , S_{Bn-2} , ..., S_{B1} , S_{B0} ; S_{Bn-1A} , S_{Bn-2A} , ..., S_{B1A} , S_{B0A}) enthält, wobei die oberen Abdeckungen der Kondensatoren (C_{n-1} , C_{n-2} , ..., C_1 , C_0) und der zusätzlichen Kondensatoren (C_{n-1A} , C_{n-2A} , ..., C_1A , C_0A) entsprechend via Schalter der oberen Abdeckungen (S_{Tn-1} , S_{Tn-2} , ..., S_{T1} , S_{T0} ; S_{Tn-1A} , S_{Tn-2A} , ..., S_{T1A} , S_{T0A}) mit den Quellverbindern (S_{Hn-1} , S_{Hn-2} , ..., S_{H1} , S_{H0}) und den Zielverbindern (S_{Ln-1} , S_{Ln-2} , ..., S_{L1} , S_{L0}) oder dem Eingangsverbinder (S_Q) verbunden werden, und die unteren Abdeckungen der Kondensatoren (C_{n-1} , C_{n-2} , ..., C_1 , C_0) und der zusätzlichen Kondensatoren (C_{n-1A} , C_{n-2A} , ..., C_1A , C_0A) entsprechend via Schalter der unteren Abdeckungen (S_{Bn-1} , S_{Bn-2} , ..., S_{B1} , S_{B0} ; S_{Bn-1A} , S_{Bn-2A} , ..., S_{B1A} , S_{B0A}) mit den Masseschaltern (S_{Gn-1} , S_{Gn-2} , ..., S_{G1} , S_{G0}) oder mit der Masse der Anordnung verbunden werden, und die Steuereingänge der Schalter der oberen Abdeckungen (S_{Tn-1} , S_{Tn-2} , ..., S_{T1} , S_{T0} ; S_{Tn-1A} , S_{Tn-2A} , ..., S_{T1A} , S_{T0A}) und der Schalter der unteren Abdeckungen (S_{Bn-1} , S_{Bn-2} , ..., S_{B1} , S_{B0} ; S_{Bn-1A} , S_{Bn-2A} , ..., S_{B1A} , S_{B0A}) miteinander gekoppelt und mit dem Steuerausgang via Schalter der Abdeckungen (A_C) verbunden sind.
7. Vorrichtung nach Anspruch 6 **gekennzeichnet dadurch, dass** die Kapazitäten des Abtastkondensators (C_n) und des zusätzlichen Abtastkondensators (C_{nA}) nicht kleiner sind als die Kapazitäten des Kondensators (C_{n-1}) mit der höchsten Kapazität in der Umverteilungseinheit.
8. Vorrichtung nach Anspruch 6 **gekennzeichnet dadurch, dass** der zusätzliche Kondensator (C_{n-1A} , C_{n-2A} , ..., C_1A , C_0A) der Umverteilungseinheit eine Kapazität aufweist, die der Kapazität des Kondensators (C_{n-1} , C_{n-2} , ..., C_1 , C_0) der Umverteilungseinheit entspricht.

Revendications

1. Procédé de conversion sans horloge d'une partie de charge électrique en mot numérique, consistant en une accumulation de charge électrique délivrée par une entrée de charge et en son accumulation dans un condensateur d'échantillonnage ou dans un condensateur d'échantillonnage et le condensateur ayant la plus grande capacité et qui lui est connecté en parallèle dans une unité de redistribution, où cette charge s'accumule depuis le moment de la détection à l'aide du module contrôlant le début du signal de déclenchement, jusqu'au moment de la détection à l'aide du module contrôlant la fin du signal de déclenchement, puis en la réalisation dans l'unité de redistribution du processus de redistribution de la charge électrique accumulée, de manière connue au moyen d'un module de commande, en modifiant les états des signaux à partir des sorties de commande respectives, où l'unité de redistribution comprend un ensemble de connecteurs, de commutateurs et de condensateurs, de sorte que la capacité de chaque condensateur d'un indice donné soit deux fois plus grande que la capacité du condensateur qui le précède immédiatement et en l'attribution au moyen d'un module de commande, des valeurs correspondantes des bits du mot numérique, **caractérisé en ce que**, après l'accumulation de la charge électrique dans le condensateur d'échantillonnage (C_n) ou dans le condensateur d'échantillonnage (C_n), et le condensateur (C_{n-1}) qui lui est connecté en parallèle et ayant la plus grande capacité dans l'unité de redistribution, et en la détection à l'aide du module de contrôle (CM) du début du prochain signal de déclenchement (G_{x+1}), la charge électrique fournie par une entrée de courant (I_nQ) s'accumule dans le condensateur d'échantillonnage supplémentaire (C_{nA}), puis s'effectue le processus de redistribution de la charge électrique accumulée dans le condensateur d'échantillonnage supplémentaire (C_{nA}) et les valeurs correspondantes des bits (b_{n-1} , b_{n-2} , ..., b_1 , b_0) du mot numérique sont affectées à l'aide du module de commande (CM), où l'accumulation de charge électrique dans le condensateur d'échantillonnage supplémentaire (C_{nA}), le processus de redistribution de la charge électrique accumulée dans le condensateur d'échantillonnage supplémentaire (C_{nA}) et l'attribution des valeurs des bits appropriées (b_{n-1} , b_{n-2} , ..., b_1 , b_0) du mot numérique sont effectués comme pour le condensateur d'échantillonnage (C_n).
2. Procédé selon la revendication 1, **caractérisé en ce que** après l'accumulation de la charge électrique dans le condensateur d'échantillonnage supplémentaire (C_{nA}) et la détection à l'aide du module de commande (CM) du début du signal de déclenchement suivant (G_{x+2}), commence le cycle suivant, et la charge électrique fournie au moyen d'une entrée de courant (I_nQ) s'accumule à nouveau dans le condensateur d'échantillonnage (C_n) ou dans

le condensateur d'échantillonnage (C_n) et le condensateur qui lui est connecté en parallèle (C_{n-1}) ayant la plus grande capacité dans l'unité de redistribution.

3. Procédé selon les revendications 1 et 2, **caractérisé en ce que**, lorsque la charge électrique fournie à l'aide d'une entrée de courant (I_nQ) s'accumule dans le condensateur d'échantillonnage supplémentaire (C_{nA}), en même temps une partie de la charge électrique fournie s'accumule dans le condensateur supplémentaire (C_{n-1A}) ayant la plus grande capacité dans l'unité de redistribution, connecté en parallèle à un condensateur d'échantillonnage supplémentaire (C_{nA}), où la capacité du condensateur supplémentaire (C_{n-1A}) ayant la plus grande capacité dans l'unité de redistribution est égale à la capacité du condensateur (C_{n-1}) ayant la plus grande capacité dans l'unité de redistribution.

4. Procédé selon les revendications 1, 2 et 3, **caractérisé en ce que** après la fin du processus de redistribution, dans le dernier des condensateurs, sur lequel, pendant le processus de redistribution, la tension de référence (U_L) n'a pas été obtenue, la charge électrique accumulée est laissée.

5. Appareil de conversion sans horloge d'une partie de charge électrique en mot numérique, contenant une unité de redistribution, dont les entrées de commande sont connectées aux sorties de commande du module de commande, et le module de commande est équipé d'une sortie de mot numérique, d'une sortie de fin de traitement, d'une entrée de déclenchement ainsi que d'une première entrée de commande, connectée à la sortie du premier comparateur et la deuxième entrée de commande connectée à la sortie du deuxième comparateur, par contre à l'unité de redistribution sont connectées la source de tension auxiliaire, la section de condensateur d'échantillonnage et la source de courant commandée, dont l'entrée de commande est reliée à la sortie de commande de la source de courant, où le premier pôle de la source de courant est connecté au rail source, et le deuxième pôle de la source de courant est connecté au rail cible, où l'unité de redistribution comprend des sections dont le nombre est égal au nombre de bits du mot numérique, et la section de condensateur d'échantillonnage et chaque section d'unité de redistribution comprend un connecteur source, un connecteur cible, un commutateur de masse et au moins un condensateur dont le couvercle supérieur est connecté au rail source, via le connecteur source, et/ou au rail cible via le connecteur cible, et le couvercle inférieur via l'interrupteur de masse, est connecté à la masse du système ou à la source de tension auxiliaire, où dans l'unité de redistribution, la capacité de chaque condensateur d'un indice donné est deux fois plus grande que la capacité du condensateur qui le précède immédiatement ; de plus, le rail cible est connecté à la masse du système via le connecteur de rail cible et est connecté à l'entrée non inverseuse du deuxième comparateur, dont l'entrée inverseuse est connectée à la source de tension de référence, et le rail source est connecté à l'entrée inverseuse du premier comparateur, dont l'entrée non inverseuse est connectée à la source de tension auxiliaire, tandis que les entrées de commande des connecteurs sources ainsi que du connecteur de rail cible sont connectées, respectivement, aux sorties de commande du module de commande et les entrées de commande des connecteurs cibles et des interrupteurs de masse sont couplés l'un à l'autre, respectivement, et connectées, respectivement, aux sorties de commande du module de commande, **caractérisé en ce que** la section du condensateur d'échantillonnage (A_n), comprend le condensateur d'échantillonnage supplémentaire (C_{nA}), les commutateurs des couvercles supérieurs (S_{Tn} , S_{TnA}) et les commutateurs des couvercles inférieurs (S_{Bn} , S_{BnA}) et l'entrée de courant (I_nQ) et un connecteur d'entrée (S_Q) qui lui est connecté, dont l'entrée de commande est connectée à la sortie de commande du connecteur de sortie (A_Q), où les couvercles supérieurs du condensateur d'échantillonnage (C_n) et du condensateur d'échantillonnage supplémentaire (C_{n-1}) sont connectés via les commutateurs des couvercles supérieurs (S_{Tn} , S_{TnA}) avec le connecteur source (S_{Hn}) et le connecteur cible (S_{Ln}) ou avec le connecteur d'entrée (S_Q), tandis que les couvercles inférieurs du condensateur d'échantillonnage (C_n) et du condensateur d'échantillonnage supplémentaire (C_{nA}) sont connectés via les commutateurs des couvercles inférieurs (S_{Bn} , S_{BnA}) avec le commutateur de masse (S_{Gn}) ou avec la masse de l'unité, et les entrées de commande des commutateurs des couvercles supérieurs (S_{Tn} , S_{TnA}) ainsi que des commutateurs des couvercles inférieurs (S_{Bn} , S_{BnA}) sont couplés l'un à l'autre et connectés à la sortie respectivement avec la sortie de commande des commutateurs des couvercles (A_C).

6. Appareil selon la revendication 5, **caractérisé en ce qu'**au moins une section de l'unité de redistribution (A) comprend un condensateur supplémentaire (C_{n-1A} , C_{n-2A} , ..., C_{1A} , C_{0A}) ainsi que les commutateurs des couvercles supérieurs (S_{Tn-1} , S_{Tn-2} , ..., S_{T1} , S_{T0} ; S_{Tn-1A} , S_{Tn-2A} , ..., S_{T1A} , S_{T0A}) et les commutateurs des couvercles inférieurs (S_{Bn-1} , S_{Bn-2} , ..., S_{B1} , S_{B0} ; S_{Bn-1A} , S_{Bn-2A} , ..., S_{B1A} , S_{B0A}), où les couvercles supérieurs des condensateurs (C_{n-1} , C_{n-2} , ..., C_1 , C_0) et des condensateurs supplémentaires (C_{n-1A} , C_{n-2A} , ..., C_{1A} , C_{0A}) sont connectés, respectivement, via les commutateurs des couvercles supérieurs (S_{Tn-1} , S_{Tn-2} , ..., S_{T1} , S_{T0} ; S_{Tn-1A} , S_{Tn-2A} , ..., S_{T1A} , S_{T0A}) avec les connecteurs sources (S_{Hn-1} , S_{Hn-2} , ..., S_{H1} , S_{H0}) et les connecteurs cibles (S_{Ln-1} , S_{Ln-2} , ..., S_{L1} , S_{L0}) ou avec le connecteur d'entrée (S_Q), tandis que les couvercles inférieurs des condensateurs (C_{n-1} , C_{n-2} , ..., C_1 , C_0) et des condensateurs

supplémentaires (C_{n-1A} , C_{n-2A} , ..., C_{1A} , C_{0A}) sont raccordés, respectivement, via les commutateurs des couvercles inférieurs (S_{Bn-1} , S_{Bn-2} , ..., S_{B1} , S_{B0} ; S_{Bn-1A} , S_{Bn-2A} , ..., S_{B1A} , S_{B0A}) avec les commutateurs de masse (S_{Gn-1} , S_{Gn-2} , ..., S_{G1} , S_{G0}) ou avec la masse du système, et les entrées de commande des commutateurs des couvercles supérieurs (S_{Tn-1} , S_{Tn-2} , ..., S_{T1} , S_{T0} , S_{Tn-1A} , S_{Tn-2A} , ..., S_{T1A} , S_{T0A}) et les commutateurs des couvercles inférieurs (S_{Bn-1} , S_{Bn-2} , ..., S_{B1} , S_{B0} ; S_{Bn-1A} , S_{Bn-2A} , ..., S_{B1A} , S_{B0A}) sont couplés l'un à l'autre et sont connectés à la sortie de commande des commutateurs des couvercles (A_C).
5

- 7. Appareil selon la revendication 6, **caractérisé en ce que** les capacités du condensateur d'échantillonnage (C_n) et du condensateur d'échantillonnage supplémentaire (C_{nA}) ne sont pas inférieures à la capacité du condensateur (C_{n-1}) qui a la plus grande capacité dans l'unité de redistribution.
10
- 8. Appareil selon la revendication 6, **caractérisé en ce que** le condensateur supplémentaire (C_{n-1A} , C_{n-2A} , ..., C_{1A} , C_{0A}) de l'unité de redistribution a une capacité égale, respectivement, à la capacité du condensateur (C_{n-1} , C_{n-2} , ..., C_1 , C_0) de l'unité de redistribution.
15

20

25

30

35

40

45

50

55




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- WO 2011152743 A [0002] [0004]