



(11) EP 2 140 552 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention
of the grant of the patent:
10.10.2012 Bulletin 2012/41

(51) Int Cl.:
H03M 1/50 (2006.01) *H03M 1/12 (2006.01)*
H03M 3/02 (2006.01)

(21) Application number: **08741773.9**

(86) International application number:
PCT/PL2008/050006

(22) Date of filing: **03.04.2008**

(87) International publication number:
WO 2008/123786 (16.10.2008 Gazette 2008/42)

(54) **METHOD AND APPARATUS FOR ANALOG-TO-DIGITAL CONVERSION USING ASYNCHRONOUS SIGMA-DELTA MODULATION**

VERFAHREN UND VORRICHTUNG ZUR ANALOG-DIGITAL-UMSETZUNG UNTER VERWENDUNG EINER ASYNCHRONEN SIGMA-DELTA-MODULATION

PROCÉDÉ ET APPAREIL POUR UNE CONVERSION D'ANALOGIQUE EN NUMÉRIQUE AU MOYEN D'UNE MODULATION ASYNCHRONE SIGMA/DELTA

(84) Designated Contracting States:
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT
RO SE SI SK TR**

(72) Inventors:

- **KOSCIELNIK, Dariusz**
PL-31-431 Krakow (PL)
- **MISKOWICZ, Marek**
PL-31-636 Krakow (PL)

(30) Priority: **05.04.2007 PL 38215207
26.02.2008 PL 38454808**

(74) Representative: **Kacperski, Andrzej**
Kancelaria Prawno-Patentowa,
Andrzej Kacperski,
ul. Kupa 3
31-057 Krakow (PL)

(43) Date of publication of application:
06.01.2010 Bulletin 2010/01

(56) References cited:
US-A1- 2005 190 865

(73) Proprietor: **AKADEMIA GORNICZO-HUTNICZA**
im. Stanisława Staszica
30-059 Krakow (PL)

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

[0001] The subject of this invention is a method and an apparatus for analog-to-digital conversion using asynchronous Sigma-Delta modulation. The invention can be applied in the field of signal conversion and processing, especially of lowpass signals where the analog signal recovery is required, and also in measurement and control systems.

[0002] The method of analog-to-digital conversion using asynchronous Sigma-Delta modulation known from the patent US 6087968 consists in that an analog signal is modulated using an asynchronous Sigma-Delta modulator, and an obtained square wave is sampled with reference frequency in the sampler, and then the obtained signal is subjected to decimation and rate reduction using the digital decimation filter, and the obtained digital signal is arranged in a sequence of digital words, suitable for further transmission or processing.

[0003] In the other method of encoding and decoding of a signal known from the patent application US 2005/0190865, the conversion of the analog signal into the square wave consisting in the modulation of the analog signal using the asynchronous Sigma-Delta modulator is shown, and the subsequent analog signal recovery on the basis of the knowledge of time instants, in which the edges of the square wave obtained on the output of the asynchronous Sigma-Delta modulator occur. The time instants of occurrences of successive edges of the square wave are measured with finite precision by the quantization of the width of subsequent pulses and the encoding of the quantization results in the quantizer designed in the form of the counter connected to the reference clock. After completing the quantization of the current pulse, the digital word obtained on the counter output is made available by the transmission to the devices where it undergoes further processing.

[0004] The analog-to-digital converter known from the patent US 6087968 comprises the asynchronous Sigma-Delta modulator connected to the sampler that on the other hand is connected to the reference clock. The sampler output is connected to the digital decimation filter, whose output is at the same time an output of the analog-to-digital converter, whereas the asynchronous Sigma-Delta modulator comprises the adder on its input. The adder output, through the integrator, is connected to the hysteresis comparator, and the hysteresis comparator output, which is at the same time the asynchronous Sigma-Delta modulator output, is connected in the feedback loop to the inverted input of the adder.

[0005] The other apparatus for signal conversion known from the patent application US 2005/0190865 comprises the asynchronous Sigma-Delta modulator whose output is connected to the input of a counter that on the other hand is coupled to the reference clock. The output of the counter is connected to a processor with which the reference clock is also coupled.

[0006] The method according to the present invention

consisting in the modulation of the analog signal using the asynchronous Sigma-Delta modulator, counting periods of the reference clock during each pulse of the previously obtained square wave and making the digital word available, is characterized in that the square wave obtained in result of the asynchronous Sigma-Delta modulation is converted by counting the reference clock periods during subsequent pulses of that square wave by means of the counting module. Further on, each digital word obtained representing the number of periods counted during each given pulse of the square wave is recorded and stored in the intermediate buffer; and the duration of the serial transmission of the digital word obtained in result of counting the reference clock periods during previous pulse of the square wave is simultaneously controlled by the control module; and as soon as this transmission is completed, the content of the intermediate buffer is transferred to the transmitting buffer; and after that a given digital word representing a given pulse of the square wave is transmitted serially to the computer or to the communication network; then the cycle is repeated for the next pulse of the square wave. The counting of the reference clock periods starts from an assumed initial state of the counting module defined by the number whose value is less than or equal to zero. The number representing the assumed initial state of the counting module is negative and its absolute value is the highest integer number less than or equal to the number defined as the ratio of the fourth part of the period of the square wave obtained for the analog signal whose value is constant in time and equal to zero to the reference clock period.

[0007] In the other variant of the method according to the present invention, the number representing the assumed initial state of the counting module is negative and its absolute value is the highest integer number less than or equal to the number defined as the difference between the ratio of the fourth part of the period of the square wave obtained for the analog signal whose value is constant in time and equal to zero to the reference clock period, and the number of reference clock ticks in the time interval equal to the sum of the time needed to write the result of each counting to the intermediate buffer and the time needed to introduce the assumed initial state from the setup register to the counting module.

[0008] Besides, the serial transmission is carried out via the output port of the transmitting buffer with the rate defined as the ratio of the number of bits of a given word obtained by means of the counting module increased by a number of control bits to the half of the period of the square wave determined for the analog signal whose value is constant in time and equal to zero.

[0009] The apparatus according to the present invention comprises the asynchronous Sigma-Delta modulator and the counting module to which the reference clock is connected, is characterized in that the output of the counting module is connected to the intermediate buffer whose output is coupled to the transmitting buffer; the

output of the transmitting buffer is at the same time the output of the whole apparatus for the analog-to-digital conversion; and the input programming the initial state of the counting module is connected to the setup register, whereas the counting input of the counting module is connected to the output of the known reference clock. The output of the known reference clock and the output of the known asynchronous Sigma-Delta modulator are connected to separate inputs of the control module, whose outputs are connected to the counting module, the intermediate buffer and the transmitting buffer respectively.

[0010] In the development of the apparatus according to the present invention, the counting module comprises one counter, whose input programming its initial state is connected directly to the setup register, and its counting input is connected directly to the output of the known reference clock. The output of the counter is connected directly to the intermediate buffer, and the counter input that controls writing the initial state into the counter is connected to the output of the control module.

[0011] In the other development of the apparatus according to the present invention, the counting module comprises two counters whose inputs programming their initial states are connected to the setup register, and the counting inputs are connected via the controlled switches to the known reference clock output. The control input of one switch is connected directly to the output of the known asynchronous Sigma-Delta modulator, and the control input of the other switch is connected via an inverter to the output of the known asynchronous Sigma-Delta modulator, to which the input of the control module is coupled at the same time. The output of the counting module connected to the intermediate buffer is the output of the multiplexer whose inputs are connected to the outputs of appropriate counters, and the multiplexer is coupled to an additional output of the control module, while separate outputs of the control module are connected to the inputs that control writing the initial states to the counters.

[0012] The solution according to the invention, by applying extra data buffering with the intermediate buffer allows to reduce the transmission bit rate even twice through the serial output port of the conversion apparatus by shortening time intervals between successive digital words transmitted, and to set the transmission bit rate independent of the converted analog signal amplitude. Besides, if the counting starts from the negative initial number, especially for its optimum value, it results in the increase of the resolution of analog-to-digital conversion used. Furthermore, the method and apparatus for analog-to-digital conversion according to the invention is simple, energy efficient, and immune to noise.

[0013] The solution according to the invention is presented in the following drawings.

Fig. 1 illustrates a block diagram of the apparatus.
Fig. 2 shows an apparatus with the counting module

comprising one counter.

Fig. 3 illustrates timing of control signals in the apparatus according to Fig. 2.

Fig. 4 illustrates the course of counting from the negative initial state in the apparatus according to Fig. 2.
Fig. 5 illustrates the apparatus with the counting module comprising two counters.

Fig. 6 illustrates timing of control signals in the apparatus according to Fig. 5.

Fig. 7 illustrates the course of counting from the negative initial state in the apparatus according to Fig. 5.
Fig. 8a illustrates output data transmission for analog input signal $x(t)$ equal to zero.

Fig. 8b illustrates output data transmission for a positive level of analog input signal $x(t)$.

Fig. 8c illustrates output data transmission for a negative level of analog input signal $x(t)$.

[0014] The method according to the invention consists in that the analog signal $x(t)$ is modulated using the asynchronous Sigma-Delta modulator ASDM, and then the obtained square wave $z(t)$ is converted by counting periods T_0 of the reference clock RG during successive pulses of the square wave $z(t)$ using the counting module CTM. Each digital word obtained representing the counted number of periods T_0 of the reference clock RG during each given pulse of the square wave $z(t)$ is recorded and stored in the intermediate buffer TBUF. At the same time the duration of the serial transmission of a digital word obtained in result of counting periods T_0 of the reference clock RG during the previous pulse of the square wave $z(t)$ is controlled by the control module CM, and as soon as this transmission is completed, the content of the intermediate buffer TBUF is transferred to the transmitting buffer TDR of the apparatus. Next, a given digital word representing a given pulse of the square wave $z(t)$ is serially transmitted to the computer or to the communication network, and the cycle is repeated for the next pulse of the square wave $z(t)$. The serial transmission is carried out through the output port TxD of the transmitting buffer TDR with the rate defined as the ratio of the number of bits of a given word obtained by means of the counting module CTM, increased by a number of control bits: start bit and stop bit, to the half of the period T of the square wave $z(t)$ determined previously by modulating the analog signal $x(t)$ that is constant in time and equal to zero.

[0015] In the variant of the method according to the invention, using the apparatus shown in Fig. 5, the counting of periods T_0 of the reference clock RG starts every time from the assumed initial state of the counters CT1, CT2 of the counting module CTM defined by the negative number M (Fig. 7), whose absolute value is the highest integer number less than or equal to the number defined as the ratio of the fourth part of the period of the square wave obtained for the analog signal $x(t)$ that is constant in time and equal to zero to the period T_0 of the reference clock RG.

[0016] In the other variant of the method, according to

the invention, using the apparatus shown in Fig. 2, the counting of periods T_0 of the reference clock RG starts every time from the assumed initial state of the counter CT of the counting module CTM defined by the negative number M' (Fig. 4), whose absolute value is the highest integer number less than or equal to the number defined as the difference between the ratio of the fourth part of the period T of the square wave $z(t)$ obtained for the analog signal $x(t)$ that is constant in time and equal to zero to the period T_0 of the reference clock RG, and the number m of ticks of the reference clock RG in the time interval equal to the sum of the time needed to write the result of each counting to the intermediate buffer TBUF, and the time needed to introduce the assumed initial state from the setup register SR to the counter CT, and where the counting starts as soon as the previous result of counting is written to the intermediate buffer TBUF and the content of the setup register SR is introduced to the counter CT of the counting module CTM.

[0017] The apparatus according to the invention comprises the asynchronous Sigma-Delta modulator ASDM and the counting module CTM to which the reference clock RG is connected (fig. 1). The output of the counting module CTM is connected to the intermediate buffer TBUF whose output is coupled to the transmitting buffer TDR. The output of the transmitting buffer TDR is at the same time the output of the whole apparatus for the analog-to-digital conversion. The input programming the initial state of the counting module CTM is connected to the setup register SR, and the counting input of the counting module CTM is connected to the output of the known reference clock RG. The output of the known reference clock RG and the output of the known asynchronous Sigma-Delta modulator ASDM are connected to the separate inputs of the control module CM, whose outputs are connected to the counting module CTM, the intermediate buffer TBUF and the transmitting buffer TDR respectively.

[0018] In the embodiment of the invention shown in Fig. 2, the counting module CTM comprises one modulo counter CT whose input programming its initial state is connected to the setup register SR, and the counting input of the counter CT is connected directly to the output of the reference clock RG. The output of the reference clock RG is connected to one input of the control module CM, while the output of the asynchronous Sigma-Delta modulator ASDM is connected to the other input of the control module CM. On the other hand, the output of the counter CT of the counting module CTM is connected directly to the intermediate buffer TBUF, whose output is connected to the transmitting buffer TDR while the output of the transmitting buffer TDR is at the same time the output of the whole apparatus for the analog-to-digital conversion. The outputs of the control module CM are connected respectively to the control inputs of the intermediate buffer TBUF and the transmitting buffer TDR, and the input that controls the writing of the initial state to the counter CT of the counting module CM.

[0019] In the other embodiment of the invention shown in Fig. 5, the counting module CTM comprises two modulo counters CT1, CT2 whose counting inputs are connected through the controlled switches S1, S2 to the output of the known reference clock RG coupled to one input of the control module CM. The control input of the switch S1 is directly connected to the output of the asynchronous Sigma-Delta modulator ASDM, and the control input of the other switch S2 is connected through an inverter IN

5 to the output of the asynchronous Sigma-Delta modulator ASDM, to which the second input of the control module CM is coupled at the same time. The inputs programming the initial states of both counters CT1, CT2 are connected to the setup register SR. The outputs of the counters
10 CT1, CT2 are connected to separate inputs of the multiplexer MP whose output is the output of the counting module CTM and is connected to the input of the intermediate buffer TBUF. The inputs that control the writing of the initial states to the counters CT1, CT2 are connected to separate outputs of the control module CM. The additional output of the control module CM is connected to the multiplexer MP.

[0020] The apparatus according to the invention operates as follows.

25 The analog input signal $x(t)$ is modulated in the asynchronous Sigma-Delta modulator ASDM, and the signal $z(t)$ obtained on its output is a square wave with the modulated frequency and duty cycle. The widths of successive pulses of the square wave $z(t)$ on the asynchronous Sigma-Delta modulator ASDM output depend on the amplitude of the analog signal $x(t)$ on its input. Next, the square wave $z(t)$ is converted by counting the periods T_0 of the reference clock RG using the counting module CTM during successive pulses of the square wave $z(t)$. In result
30 of counting, the width of each pulse of the square wave $z(t)$ is represented by the integer number of periods T_0 of the reference clock RG expressed in the form of a binary digital word of a fixed number of bits. The counting of the periods T_0 of the reference clock RG signal is started
35 every time from the assumed initial state. And thus, each edge of the square wave $z(t)$ on the asynchronous Sigma-Delta modulator ASDM output causes the recording of the result of the counting of the reference clock RG periods for the previous pulse of the square wave $z(t)$ in
40 the intermediate buffer TBUF, and writing the assumed initial state from the setup register SR into the counting module CTM.

After writing the initial state into the counting module CTM, the counting of periods T_0 of the reference clock RG starts.

45 The counting is completed when the successive edge of the square wave $z(t)$ occurs. All cyclic operations carried out by the counting module CTM are controlled by means of the control signal CTMCTR generated by the control module CM on the basis of the signal
50 $z(t)$ as shown in Fig. 1. Next, a digital word representing the result of counting for a given pulse of the square wave $z(t)$ is recorded in the intermediate buffer TBUF and stored there until the transmission of the previous word

is completed. The course of the transmission is controlled by the control module CM by means of the set of control signals TDRCTR comprising a signal clocking the transmission, a signal determining the correct value of control bits in the transmitting buffer TDR, and a signal that stops the shifting of the content of the TDR buffer after the completion of the transmission of the whole word. The completion of the transmission of the previous word triggers the generation of the pulse WRTDR by the control module CM. The leading edge of the WRTDR pulse causes the transfer of a given word from the intermediate buffer TBUF to the transmitting buffer TDR, where after providing it with the bit start and the bit stop, the serial transmission of successive bits of a given word starts on the serial output port TxD of the transmitting buffer TDR. The serial transmission is carried out with the rate defined as the ratio of the number of bits of a given word obtained by means of the counting module CTM increased by a number of control bits to the half of the period T of the square wave $z(t)$ determined previously by modulating the analog signal $x(t)$ that is constant in time and equal to zero.

[0021] In the embodiment of the apparatus according to the invention shown in Fig. 2 in which the counting module CTM comprises one counter CT, each edge of the square wave $z(t)$ on the asynchronous Sigma-Delta modulator ASDM output triggers the generation of the control pulse WRBUF by the control module CM. The control pulse WRBUF causes the recording of the result of the counting of the periods T_0 of the reference clock RG for the previous pulse of the square wave $z(t)$ in the intermediate buffer TBUF. The trailing edge of the control pulse WRBUF triggers the generation of the pulse WRCT by the control module CM (Fig. 3) that causes writing the assumed initial state into the counter CT of the counting module CTM. The initial state stored in the setup register SR is defined as the negative number M' (fig. 4) whose absolute value is less by a number m than the absolute value of the negative number M , where the negative number M is a number whose absolute value is the highest integer number less than or equal to the number defined as the ratio of the fourth part of the period T of the square wave $z(t)$ obtained for the analog signal $x(t)$ whose value is constant in time and equal to zero to the period T_0 of the reference clock RG, and m is the number of ticks of the reference clock RG in the time interval equal to the sum of the time needed to write the result of each counting to the intermediate buffer TBUF and the time needed to write the assumed initial state from the setup register SR to the counter CT. After writing the initial state into the counting module CTM, the counting of the periods T_0 of the reference clock RG starts. The counting is completed when the successive edge of the square wave $z(t)$ on the output of the asynchronous Sigma-Delta modulator ASDM occurs.

[0022] In the embodiment of the apparatus according to the invention shown in Fig. 2 in which the counting module CTM comprises one counter CT, the control of

the counting module CTM by the control module CM is carried out by means of the signal CTMCTR (fig. 1) in the form of a single control signal WRCT (fig. 2). A digital word recorded in the intermediate buffer TBUF representing the result of counting for a given pulse of the square wave $z(t)$ is stored until the transmission of the previous word is completed. The course of the transmission is controlled by the control module CM by means of the set of control signals TDRCTR comprising a signal clocking the transmission, a signal determining the correct value of control bits in the transmitting buffer TDR, and the signal that stops the shifting of a content of the TDR buffer after the completion of the transmission of the whole word. The completion of the transmission of the previous word triggers the generation of the pulse WRTDR by the control module CM. The leading edge of the WRTDR pulse causes transfer of a given word from the intermediate buffer TBUF to the transmitting buffer TDR, where after providing it with the bit start and the bit stop, the serial transmission of successive bits of a given word starts on the serial output port TxD of the transmitting buffer TDR (fig. 3).

[0023] In the embodiment of the apparatus according to the invention shown in Fig. 5 in which the counting module CTM comprises two counters CT1, CT2, the square wave $z(t)$ is converted by counting the periods T_0 of the reference clock RG during a given positive pulse of the square wave $z(t)$ by the counter CT1, and during the successive negative pulse of the square wave $z(t)$ by the counter CT2 respectively. In result of counting, the width of each pulse of the square wave $z(t)$ is represented by the integer number of periods T_0 of the reference clock RG expressed in the form of a binary digital word of a fixed number of bits. The reference clock RG is supplied to the counters CT1, CT2 through the controlled switches S1, S2 connected alternately by the levels of successive pulses of the square wave $z(t)$ from the modulator ASDM output. Thus, the high level of the square wave $z(t)$ causes the closure of the switch S1 supplying the reference clock RG signal to the counter CT1 and at the same time the opening of the switch S2, while the low level of the square wave $z(t)$ closes the switch S2 connecting the reference clock RG signal to the counter CT2 and at the same time opens the switch S1. The counting of the periods T_0 of the reference clock RG signal is started every time from the assumed initial state of the counters CT1, CT2 defined by the number M less than zero (Fig. 7) and stored in the setup register SR. Each rising edge of the square wave $z(t)$ on the asynchronous Sigma-Delta modulator ASDM output writes the content of the setup register SR to the counter CT1 using the signal WRCT1 generated by the control module CM, and each falling edge of the square wave $z(t)$ writes the content of the corresponding setup register SR to the counter CT2 using the signal WRCT2 generated by the control module CM (fig. 6). The alternative way of determining the initial state for the counters CT1, CT2 can consist in the introducing of the content of the setup register SR as soon as the final

result of the previous counting is recorded in the intermediate buffer TBUF. After writing the initial state to the counters CT1, CT2, the counting of periods T_0 of the reference clock RG starts. The counting in the counter CT1 is completed when the falling edge of the square wave $z(t)$ appears and the counting in the counter CT2 is completed when the rising edge of the square wave $z(t)$ occurs. Simultaneously, after completing the counting process for a given current pulse of the square wave $z(t)$ by means of the counter CT1 or CT2 respectively, the control module CM selects one of the two inputs of the multiplexer MP using a signal MUX. Each edge of the MUX signal triggers the generation of the short pulse WRBUF by the control module CM. The falling edge of the pulse WRBUF makes a digital word to be written to the intermediate buffer TBUF. The duration of the WRBUF pulse is long enough to establish a stable state of corresponding logical levels on the output of the multiplexer MP. A given word recorded in the intermediate buffer TBUF is stored until the transmission of the previous word is completed.

[0024] In the embodiment of the apparatus according to the invention shown in Fig. 5 in which the counting module CTM comprises two counters CT1, CT1, the control of the counting module CTM by the control module CM is carried out by means of the signal CTMCTR (fig. 1) comprising a set of the control signals WRCT1, WRCT2, MUX and $z(t)$ (fig. 5). A given word recorded in the intermediate buffer TBUF representing the result of counting for a given pulse of the square wave $z(t)$ is stored until the transmission of the previous word is completed. The course of the transmission is controlled by the control module CM by means of the set of control signals TDRC-TR comprising a signal clocking the transmission, a signal determining the correct value of control bits in the transmitting buffer TDR, and the signal that stops the shifting of a content of the TDR buffer after the completion of the transmission of the whole word.

The completion of the transmission of the previous word triggers the generation of the pulse WRTDR by the control module CM. The leading edge of the WRTDR pulse causes the transfer of a given word from the intermediate buffer TBUF to the transmitting buffer TDR, where after providing it with a bit start and a bit stop, the serial transmission of successive bits of a given word starts on the serial output port TxD of the transmitting buffer TDR (fig. 6).

[0025] When, in the apparatus according to the invention either from Fig. 1, or in its developments from Fig. 2 and Fig. 5, the square wave $z(t)$ on the output of the asynchronous Sigma-Delta modulator ASDM has duty cycle equal to 0.5, which happens when the ASDM modulator input is driven by the analog signal $x(t)$ of the value constant in time and equal to zero, the process of the transmission of the digital word representing the previous pulse of the square wave $z(t)$ and the process of conversion of the current pulse of this signal $z(t)$ into the digital word do not overlap each other in time (Fig. 8a). Then,

the digital words after writing them into the intermediate buffer TBUF are immediately transferred to the transmitting buffer TDR where their serial transmissions via the serial output port TxD of the transmitting buffer TDR start.

5 **[0026]** When, in the apparatus according to the invention either from Fig. 1, or in its developments from Fig. 2 and Fig. 5, the square wave $z(t)$ on the asynchronous Sigma-Delta modulator ASDM output has duty cycle different from 0.5, which happens when the ASDM modulator input is driven by the analog signal $x(t)$ whose value is different from zero, the process of the transmission of the digital word representing the previous pulse of the square wave $z(t)$ and the process of conversion of the current pulse of this signal $z(t)$ into the digital word overlap each other in time (Fig. 8b, Fig. 8c). Then, the additional data buffering in the intermediate buffer TBUF prevents the loss of data contained in digital words.

ASDM- asynchronous Sigma-Delta modulator

20 CTM - counting module

TBUF - intermediate buffer

TDR - transmitting buffer

RG - reference clock

CM - control module

25 CT, CT1, CT2 - digital counters

SRI - setup register

S1, S2 - controlled switches

IN - inverter

30 x(t) - analog signal on asynchronous Sigma-Delta modulator input

z(t) - square wave on asynchronous Sigma-Delta modulator output

WRCT, WRCT1, WRCT2 - control pulses to write initial states to counters CT, CT1, CT2

MUX - control signal for multiplexer input selection

WRBUF - control pulse to write data to the intermediate buffer

WRTDR - control pulse to write data to the transmitting buffer

TDRC-TR - set of signals controlling output data transmission

TxD - serial output port

To - reference clock period

40 T - period of square wave $z(t)$ for analog signal $x(t)$ whose value is constant in time and equal to zero

Claims

- 50 1. Method for the analog-to-digital signal conversion with an asynchronous Sigma-Delta modulation consisting in the modulation of an analog signal by means of an asynchronous Sigma-Delta modulator, counting periods of a reference clock during each pulse of a previously obtained square wave and making a digital word available in which the square wave ($z(t)$) obtained as a result of the modulation in the asynchronous Sigma-Delta modulator (ASDM) un-

- dergoes conversion by counting periods of the reference clock (RG) during subsequent pulses of that square wave ($z(t)$) using a counting module (CTM), and next in that each digital word obtained representing the counted number of periods (T_0) of the reference clock (RG) during each given pulse of the square wave ($z(t)$) is recorded and stored, **characterised in that** the digital words are stored in an intermediate buffer (TBUF), and at the same time the duration of the serial transmission of a digital word obtained in result of counting the periods (T_0) of the reference clock (RG) during the previous pulse of the square wave ($z(t)$) is controlled by a control module (CM), and as soon as this transmission is completed, the content of the intermediate buffer (TBUF) is transferred to a transmitting buffer (TDR), and next **in that** the given digital word representing the given pulse of the square wave ($z(t)$) is serially transmitted to a computer or to a communication network, and a cycle is repeated for the next pulse of the square wave ($z(t)$).
2. Method as claimed in claim 1 **characterized in that** the counting of the periods (T_0) of the reference clock (RG) starts from an assumed initial state of the counting module (CTM) defined by a number whose value is less than zero.
3. Method as claimed in claim 1 **characterized in that** the counting of the periods (T_0) of the reference clock (RG) starts from an assumed initial state of the counting module (CTM) defined by a number whose value is equal to zero.
4. Method as claimed in claim 2 **characterized in that** the number defining the assumed initial state of the counting module (CTM) is the negative number (M) whose absolute value is the highest integer number less than or equal to the number defined as the ratio of the fourth part of the period (T) of the square wave ($z(t)$) obtained for the analog signal ($x(t)$) whose value is constant in time and equal to zero to the period (T_0) of the reference clock (RG).
5. Method as claimed in claim 2 **characterized in that** the number defining the assumed initial state of the counting module (CTM) is the negative number (M') whose absolute value is the highest integer number less than or equal to the number defined as the difference between the ratio of the fourth part of the period (T) of the square wave ($z(t)$) obtained for the analog signal ($x(t)$) whose value is constant in time and equal to zero to the period (T_0) of the reference clock (RG), and the number (m) of ticks of the reference clock (RG) in the time interval equal to the sum of the time needed to record the result of each counting in the intermediate buffer (TBUF) and the time needed to write the assumed initial state from the
- 5 setup register (SR) to the counting module (CTM).
6. Method as claimed in one of claims from claim 1 to claim 5 **characterized in that** the serial transmission is carried out via an output port (Tx_D) of the transmitting buffer (TDR) with a rate defined as the ratio of the number of bits of a given word obtained in the counting module (CTM), increased by a number of control bits to the half of the period (T) of the square wave ($z(t)$) determined for the analog signal ($x(t)$) whose value is constant in time and equal to zero.
- 10 7. Apparatus for the analog-to-digital conversion with an asynchronous Sigma-Delta modulation comprising an asynchronous Sigma-Delta modulator and a counting module connected to a reference clock **characterised in that** the output of the counting module (CTM) is connected to an intermediate buffer (TBUF) whose output is connected to a transmitting buffer (TDR), and the output of the transmitting buffer (TDR) is at the same time the output of the apparatus for analog-to-digital conversion, while the input programming the initial state of the counting module (CTM) is connected to a setup register (SR), and the counting input of the counting module (CTM) is connected to the output of the reference clock (RG), and the output of the reference clock (RG) and the output of the asynchronous Sigma-Delta modulator (ASDM) are connected to the separate inputs of a control module (CM) whose outputs are connected to the counting module (CTM), the intermediate buffer (TBUF) and the transmitting buffer (TDR) respectively.
- 15 8. Apparatus as claimed in claim 7 **characterized in that** the counting module (CTM) comprises one counter (CT), whose input programming its initial state is connected directly to the setup register (SR), and its counting input is connected directly to the output of the reference clock (RG), whereas the output of the counter (CT) is connected directly to the intermediate buffer (TBUF), and the input of the counter (CT), that controls the writing of the initial state to it, is connected to the output of the control module (CM).
- 20 9. Apparatus as claimed in claim 7 **characterized in that** the counting module (CTM) comprises two counters (CT1, CT2) whose inputs programming their initial states are connected to the setup register (SR), and their counting inputs are connected via the switches (S1, S2) to the output of the reference clock (RG), and the control input of one switch (S1) is connected directly to the output of the asynchronous Sigma-Delta modulator (ASDM), and the control input of the other switch (S2) is connected via an inverter (IN) to the output of the asynchronous Sigma-Delta modulator (ASDM) to which the input of the control
- 25 30 35 40 45 50 55

module (CM) is coupled at the same time, whereas the output of the counting module (CTM) connected to the intermediate buffer (TBUF) is the output of a multiplexer (MP) whose inputs are connected to the outputs of appropriate counters (CT1, CT2) respectively, and the multiplexer (MP) is coupled to the additional output of the control module (CM), while separate outputs of the control module (CM) are connected to the inputs that control the writing of the initial states to the counters (CT1, CT2).

Patentansprüche

1. Verfahren zur Umsetzung von Analogsignalen in Digitalsignale unter Verwendung einer asynchronen Sigma-Delta-Modulation beruhend auf der Modulation des Analogsignals mit Hilfe eines asynchronen Sigma-Delta-Umsetzers, dem Abzählen der Perioden des Taktsignals während des jeweiligen Impulses der vorher erlangten Rechteckwelle sowie der Bereitstellung des erzeugten Digital-Wortes, in dem das Rechtecksignal ($z(t)$), welches infolge der Modulation in dem asynchronen Sigma-Delta-Umsetzer (ASDM) durch das Abzählen der Perioden (T_0) des Taktsignals (RG) während der nacheinander folgenden Impulse der Rechteckwelle ($z(t)$) mit Hilfe eines Zählmoduls (CTM) der Umsetzung unterworfen wird, wonach jedes erlangte Digital-Wort, das die abgezählte Anzahl der Perioden des Taktsignals (RG) repräsentiert, während der Dauer des jeweiligen Impulses der Rechteckwelle ($z(t)$) aufgezeichnet und gespeichert wird, **dadurch gekennzeichnet, dass** die Digital-Worte in einem Zwischenpuffer (TBUF) eingespeichert werden und gleichzeitig die Dauer der seriellen Übertragung des Digital-Wortes, welches infolge der Abzählung der Perioden (T_0) des Taktsignals (RG) während der Dauer des früheren Impulses der Rechteckwelle ($z(t)$) erlangt wurde, mit Hilfe eines Steuermoduls (CM) kontrolliert wird, und der Inhalt des Zwischenpuffers (TBUF) zum Zeitpunkt der Beendigung seiner Übertragung in den Sendepufferspeicher (TDR) der Vorrichtung transferiert wird, und das gegebene Digital-Wort, das den gegebenen Impuls des Rechtecksignals ($z(t)$) repräsentiert, in einen Computer oder ein Fernmeldenetz seriell übertragen wird, wonach sich der gesamte Zyklus für den folgenden Impuls der Rechteckwelle ($z(t)$) wiederholt.
2. Verfahren gemäß Anspruch 1 **dadurch gekennzeichnet, dass** das Abzählen der Perioden (T_0) des Taktsignals (RG) ab dem angenommenen Anfangszustand des Zählmoduls (CTM), welches mit einer Zahl, deren Wert kleiner als Null ist, bestimmt wird, beginnt.
3. Verfahren gemäß Anspruch 1 **dadurch gekenn-**

zeichnet, dass das Abzählen der Perioden (T_0) des Taktsignals (RG) ab dem gegebenen Anfangszustand des Zählmoduls (CTM), das mit einer Zahl, deren Wert gleich Null ist, bestimmt wird, beginnt.

4. Verfahren gemäß Anspruch 2 **dadurch gekennzeichnet, dass** die den Anfangszustand des Zählmoduls (CTM) bestimmende Zahl eine negative Zahl (M) ist, deren absoluter Wert die größte Ganzzahl ist, deren Wert kleiner als oder gleich der Zahl ist, die als Verhältnis des vierten Teils der Periode (T) der Rechteckwelle ($z(t)$), bestimmt für das analoge Signal ($x(t)$), dessen Wert zeitlich konstant und gleich Null ist, zu der Periode (T_0) des Taktsignals (RG) definiert wird.
5. Verfahren gemäß Anspruch 2 **dadurch gekennzeichnet, dass** die den Anfangszustand des Zählmoduls (CTM) bestimmende Zahl eine negative Zahl (M') ist, deren absoluter Wert die größte Ganzzahl ist, deren Wert kleiner als oder gleich der Zahl ist, die als Verhältnis des vierten Teils der Periode (T) der Rechteckwelle ($z(t)$), die für das analoge Signal ($x(t)$), dessen Wert zeitlich konstant und gleich Null ist, bestimmt wird, zu der Periode (T_0) des Taktsignals (RG) und der Anzahl (m) der Ticks des Taktsignals (RG) in der Zeit, die der Summe der Zeitspannen, die zur Aufzeichnung der Ergebnisse der jeweiligen Abzählung in dem Zwischenpuffer (TBUF) und der Zeitspanne, die zur Eintragung des vorgegebenen Anfangszustands aus dem Setup-Register (SR) in das Zählmodul (CTM) notwendig ist, entspricht, definiert wird.
6. Verfahren gemäß den Ansprüchen 1 - 5 **dadurch gekennzeichnet, dass** die serielle Übertragung über den Ausgabeport (Tx D) des Sendepufferspeichers (TDR) mit einer Geschwindigkeit ausgeführt wird, die als Verhältnis der Anzahl von Bits des gegebenen Wortes, welches mit Hilfe des Zählmoduls (CTM) erlangt und um die Anzahl der Controll Bits erhöht wird, zu der Hälfte der Periode (T) der Rechteckwelle ($z(t)$), die für das analoge Signal ($x(t)$), dessen Wert zeitlich konstant und gleich Null ist, bestimmt ist, definiert wird.
7. Vorrichtung zur analog-digital Umsetzung unter Verwendung einer asynchronen Sigma-Delta Modulation und ein Zählmodul, an das ein Systemtaktzähler angeschlossen ist, **dadurch gekennzeichnet, dass** der Ausgang des Zählmoduls (CTM) mit einem Zwischenpuffer (TBUF) verbunden ist, dessen Ausgang an einen Sendepufferspeicher (TDR) angeschlossen ist, dessen Ausgang den Ausgang der ganzen Vorrichtung zur analog-digital Umsetzung darstellt, und der Eingang, der den Anfangszustand des Zählmoduls (CTM) programmiert, mit dem Setup-Register (SR) verbunden ist, und der abzählende Ein-

- gang des Zählmoduls (CTM) hingegen mit dem Ausgang des Taktzählers (RG), und der Ausgang des bekannten asynchronen Sigma-Delta-Umsetzers (ASDM) an separate Eingänge des Steuermoduls (CM), dessen Ausgänge entsprechend mit dem Zählmodul (CTM), dem Zwischenpuffer (TBUF) und dem Sendebuffspeicher (TDR) verbunden sind, angeschlossen ist.
8. Vorrichtung gemäß Anspruch 7 **dadurch gekennzeichnet, dass** das Zählmodul (CTM) einen Zähler (CT) beinhaltet, dessen Eingang, der den Anfangszustand programmiert, direkt mit dem Setup-Register (SR), und der abzählende Eingang direkt mit dem Ausgang des Taktzählers (RG) verbunden sind, und der Ausgang des Zählers (CT) hingegen direkt mit dem Zwischenpuffer (TBUF), und der Eingang, der den Anfangszustand des Zählers (CT) programmiert, mit dem Ausgang des Steuermoduls (CM) verbunden sind. 10
9. Vorrichtung gemäß Anspruch 7 **dadurch gekennzeichnet, dass** das Zählmodul (CTM) zwei Zähler (CT1, CT2) beinhaltet, deren Eingänge, die den Anfangszustand programmieren, mit dem Setup-Register (SR), und die abzählenden Eingänge über die gesteuerten Schalter (S1, S2) mit dem Ausgang des Taktzählers (RG) verbunden sind, wobei der Steuereingang des einen Schalters (S1) direkt, und der Steuereingang des zweiten Schalters (S2) über einen Umrichter (IN) mit dem Ausgang des asynchronen Sigma-Delta-Umsetzers (ASDM), der an den Eingang des Steuermoduls (CM) angeschlossen ist, verbunden ist, und der Ausgang des Zählmoduls (CTM) hingegen, der mit dem Zwischenpuffer (TBUF) verbunden ist, den Ausgang eines Multiplexers (MP) bildet, dessen Eingänge mit den Ausgängen der entsprechenden Zähler (CT1, CT2) verbunden sind, und dieser Multiplexer (MP) an einen zusätzlichen Ausgang des Steuermoduls (CM) angeschlossen ist, während an die Steuereingänge zur Programmierung des Anfangszustands der Zähler (CT1, CT2) entsprechend mit den separaten Ausgängen des Steuermoduls (CM) angeschlossen sind. 15
- laire ($z(t)$), obtenu à la suite d'une modulation à partir d'un modulateur asynchrone Sigma-Delta (ASDM) se soumet à la conversion par le comptage des périodes de l'horloge de référence (RG) lors de la durée des impulsions successives du signal rectangulaire ($z(t)$) au moyen d'un module de comptage (CTM), et, ensuite, chaque mot numérique obtenu, représentant le nombre compté des périodes (T_0) de l'horloge de référence (RG) lors de la durée de chaque impulsion donnée du signal rectangulaire ($z(t)$) est saisi et stocké, **caractérisé en ce que** les mots numériques sont stockés dans le tampon intermédiaire (TBUF) et, en même temps, est contrôlée, au moyen du module de contrôle (CM), la durée de la transmission série du mot numérique obtenu à la suite du comptage des périodes (T_0) de l'horloge de référence (RG) lors de la durée de l'impulsion préalable du signal rectangulaire ($z(t)$), et au moment de la fin de sa transmission le contenu du tampon intermédiaire (TBUF) se retranscrit dans le tampon d'émission (TDR) de l'appareil et, ensuite, le mot numérique donné, représentant l'impulsion donnée du signal rectangulaire ($z(t)$), se soumet au processus de transmission série dans l'ordinateur ou le réseau des télécommunications, et, ensuite, le cycle se répète pour l'impulsion suivante du signal rectangulaire ($z(t)$). 20
2. Procédé selon la revendication 1 **caractérisé en ce que** le comptage des périodes (T_0) de l'horloge de référence (RG) commence à partir d'un état initial donné du module de comptage (CTM), défini par un nombre dont la valeur est inférieure à zéro. 25
3. Procédé selon la revendication 1 **caractérisé en ce que** le comptage des périodes (T_0) de l'horloge de référence (RG) commence à partir d'un état initial donné du module de comptage (CTM), défini par un nombre dont la valeur est égale à zéro. 30
4. Procédé selon la revendication 2 **caractérisé en ce que** le nombre définissant l'état initial donné du module de comptage (CTM) est un nombre négatif (M) dont la valeur absolue est l'entier relatif le plus grand qui est inférieur ou égal au nombre défini comme étant le rapport entre un quart de la période (T) du signal d'impulsion rectangulaire ($z(t)$), défini pour le signal analogique ($x(t)$) d'une valeur constante dans le temps et égale à zéro, et la période (T_0) de l'horloge de référence (RG). 35
5. Procédé selon la revendication 2 **caractérisé en ce que** le nombre définissant l'état initial donné du module de comptage (CTM) est un nombre négatif (M'), dont la valeur absolue est l'entier relatif le plus grand qui est inférieur ou égal au nombre défini comme étant la différence entre le rapport entre le quart de la période (T) du signal d'impulsion rectangulaire (z 40

Revendications

1. Procédé pour une conversion d'analogique en numérique au moyen d'une modulation asynchrone sigma/delta consistant à moduler le signal analogique au moyen d'un modulateur asynchrone Sigma-Delta, à compter les périodes de l'horloge de référence lors de la durée de chacune des impulsions du signal d'impulsion rectangulaire obtenu préalablement et à mettre à disposition le mot numérique obtenu dans lequel le signal d'impulsion rectangu- 50
- 55

- (t)), défini pour le signal analogique ($x(t)$), d'une valeur constante dans le temps et égale à zéro, et la période (T_0) de l'horloge de référence (RG), et le nombre (m) de tacts de l'horloge de référence (RG) pendant la durée qui est la somme de la durée d'enregistrement des résultats de chaque comptage dans le tampon intermédiaire (TBUF) et de la durée d'inscription de l'état initial donné du système de référence (SR) dans le module de comptage (CTM). 5
6. Procédé selon l'une des revendications de 1 à 5, caractérisé en ce que la transmission série est réalisée par le port de sortie (TxT) du tampon d'émission (TDR) avec la vitesse déterminée comme étant le rapport entre le nombre de bits du mot donné obtenu au moyen du module de comptage (CTM), augmentée de bits de commande, jusqu'à la moitié de la période (T) du signal d'impulsion rectangulaire ($z(t)$), défini pour le signal analogique ($x(t)$) d'une valeur constante dans le temps et égale à zéro. 10
7. Appareil pour une conversion d'analogique en numérique au moyen d'une modulation asynchrone Sigma/Delta contenant un modulateur asynchrone Sigma-Delta et un module de comptage, sur lequel est branché l'horloge de référence, caractérisé en ce que la sortie du module de comptage (CTM) est reliée au tampon intermédiaire (TBUF), dont la sortie est reliée au tampon d'émission (TDR), dont la sortie constitue la sortie de l'appareil entier pour une conversion d'analogique en numérique, et l'entrée programmant l'état initial du module de comptage (CTM) est relié au système de référence (SR), tandis que l'entrée de comptage du module de comptage (CTM) est reliée avec la sortie de l'horloge de référence (RG), et la sortie de l'horloge de référence (RG) et la sortie du modulateur asynchrone Sigma-Delta (ASDM) connu, sont reliées avec les entrées séparées du module de contrôle (CM), dont les sorties sont reliées respectivement au module de comptage (CTM), au tampon intermédiaire (TBUF) et au tampon d'émission (TDR). 15
8. Appareil selon la revendication 7 caractérisé en ce que le module de comptage (CTM) contient un compteur (CT), dont l'entrée qui programme l'état initial est reliée directement au système de référence (SR), et l'entrée de comptage est reliée directement avec la sortie de l'horloge de référence (RG), tandis que la sortie du compteur (CT) est directement reliée au tampon intermédiaire (TBUF), et l'entrée de contrôle de l'inscription de l'état initial du compteur (CT) est reliée à la sortie du module de contrôle (CM). 20
9. L'appareil selon la revendication 7 caractérisé en ce que module de comptage (CTM) contient deux compteurs (CT1, CT2), dont les entrées qui programment l'état initial sont reliées au système de 25
- référence (SR), et les entrées de comptage sont reliées par les clés (S1, S2) à la sortie de l'horloge de référence (RG), et l'entrée de contrôle d'une clé (S1) est directement reliée, et l'entrée de contrôle d'une seconde clé (S2) est reliée par un convertisseur (IN) avec la sortie du modulateur asynchrone Sigma-Delta (ASDM), reliée avec l'entrée du module de contrôle (CM), et la sortie du module de comptage (CTM), reliée au tampon intermédiaire (TBUF), constitue la sortie du multiplexeur (MP), dont les entrées sont reliées aux sorties des compteurs respectifs (CT1, CT2), et le multiplexeur (MP) est relié avec une sortie supplémentaire du module de contrôle (CM), et avec les entrées de contrôle de l'inscription de l'état initial des compteurs (CT1, CT2), sont reliées respectivement les sorties séparées du module de contrôle (CM). 30
- 35
- 40
- 45
- 50
- 55




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8a




Fig. 8b




Fig. 8c

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- US 6087968 A [0002] [0004]
- US 20050190865 A [0003] [0005]